<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64PostLegalizerLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64LegalizerInfo_8h_source.html">GISel/AArch64LegalizerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetInfo_8h_source.html">TargetInfo/AArch64TargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Combiner_8h_source.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerHelper_8h_source.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerInfo_8h_source.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelChangeObserver_8h_source.html">llvm/CodeGen/GlobalISel/GISelChangeObserver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GenericMachineInstrs_8h_source.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LegalizerHelper_8h_source.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstrTypes_8h_source.html">llvm/IR/InstrTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64PostLegalizerLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64PostLegalizerLowering_8cpp__incl.png" border="0" usemap="#lib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AArch64PostLegalizerLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.  <a href="structShuffleVectorPseudo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-postlegalizer-<a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a2bba2190ebf3aed8aecc1d018df5c9b6">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</a></td></tr>
<tr class="separator:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674c87e054235a566d281c1f3de80de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a674c87e054235a566d281c1f3de80de1">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</a></td></tr>
<tr class="separator:a674c87e054235a566d281c1f3de80de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06deb0e95635d415388705418ecc4d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a06deb0e95635d415388705418ecc4d8e">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</a></td></tr>
<tr class="separator:a06deb0e95635d415388705418ecc4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae0608a3448ce9580e9608fe739b01038"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSize, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:ae0608a3448ce9580e9608fe739b01038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <a href="AArch64PostLegalizerLowering_8cpp.html#ae0608a3448ce9580e9608fe739b01038">More...</a><br /></td></tr>
<tr class="separator:ae0608a3448ce9580e9608fe739b01038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7dd9d6aaccc65666a11d717290db142"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ac7dd9d6aaccc65666a11d717290db142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>.  <a href="AArch64PostLegalizerLowering_8cpp.html#ac7dd9d6aaccc65666a11d717290db142">More...</a><br /></td></tr>
<tr class="separator:ac7dd9d6aaccc65666a11d717290db142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cf319fca4963ee74c64e1147ff8049"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; std::pair&lt; bool, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad5cf319fca4963ee74c64e1147ff8049">getExtMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts)</td></tr>
<tr class="memdesc:ad5cf319fca4963ee74c64e1147ff8049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different.  <a href="AArch64PostLegalizerLowering_8cpp.html#ad5cf319fca4963ee74c64e1147ff8049">More...</a><br /></td></tr>
<tr class="separator:ad5cf319fca4963ee74c64e1147ff8049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:acf7731ae350945fbd3ef5e614cbef5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>.  <a href="AArch64PostLegalizerLowering_8cpp.html#acf7731ae350945fbd3ef5e614cbef5a9">More...</a><br /></td></tr>
<tr class="separator:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8187ec0c904a7a5939ae284f7b523ea8"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; std::pair&lt; bool, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a8187ec0c904a7a5939ae284f7b523ea8">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> NumInputElements)</td></tr>
<tr class="memdesc:a8187ec0c904a7a5939ae284f7b523ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchINS.  <a href="AArch64PostLegalizerLowering_8cpp.html#a8187ec0c904a7a5939ae284f7b523ea8">More...</a><br /></td></tr>
<tr class="separator:a8187ec0c904a7a5939ae284f7b523ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9700a26610b64f4c99a91625fea4b7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#abd9700a26610b64f4c99a91625fea4b7">matchREV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:abd9700a26610b64f4c99a91625fea4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5f128a82ba926b451c442467400631"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a7b5f128a82ba926b451c442467400631">matchZip</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7b5f128a82ba926b451c442467400631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a5ad9efac20a39021c3f631dedbdbcd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <a href="AArch64PostLegalizerLowering_8cpp.html#a5ad9efac20a39021c3f631dedbdbcd87">More...</a><br /></td></tr>
<tr class="separator:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a02de5ec94987be379e880db7c29913"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a2a02de5ec94987be379e880db7c29913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <a href="AArch64PostLegalizerLowering_8cpp.html#a2a02de5ec94987be379e880db7c29913">More...</a><br /></td></tr>
<tr class="separator:a2a02de5ec94987be379e880db7c29913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c503dcdafb975b730ecadc340353ea"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ae9c503dcdafb975b730ecadc340353ea">isSingletonExtMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:ae9c503dcdafb975b730ecadc340353ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7252860eb32b0f821a3f71f54f2cf170"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7252860eb32b0f821a3f71f54f2cf170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad6341fc46ec30b1e834c0d590644f6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with a pseudo.  <a href="AArch64PostLegalizerLowering_8cpp.html#ad6341fc46ec30b1e834c0d590644f6e7">More...</a><br /></td></tr>
<tr class="separator:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:af28e5fe5afdbb39ffd21746b703b7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with G_EXT.  <a href="AArch64PostLegalizerLowering_8cpp.html#af28e5fe5afdbb39ffd21746b703b7d61">More...</a><br /></td></tr>
<tr class="separator:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42423b3bdc08ff09c012b790da2949"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a5a42423b3bdc08ff09c012b790da2949">matchINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:a5a42423b3bdc08ff09c012b790da2949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair.  <a href="AArch64PostLegalizerLowering_8cpp.html#a5a42423b3bdc08ff09c012b790da2949">More...</a><br /></td></tr>
<tr class="separator:a5a42423b3bdc08ff09c012b790da2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2735db4c98e722e87ff36d38f22f4393"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a2735db4c98e722e87ff36d38f22f4393">applyINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:a2735db4c98e722e87ff36d38f22f4393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c0e4df8bf84a861e94ae423c2706db"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a52c0e4df8bf84a861e94ae423c2706db"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation.  <a href="AArch64PostLegalizerLowering_8cpp.html#a52c0e4df8bf84a861e94ae423c2706db">More...</a><br /></td></tr>
<tr class="separator:a52c0e4df8bf84a861e94ae423c2706db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5ef068d1cda9caeae71e964bd05082"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="memdesc:a1e5ef068d1cda9caeae71e964bd05082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a vector G_ASHR or G_LSHR with a valid immediate shift.  <a href="AArch64PostLegalizerLowering_8cpp.html#a1e5ef068d1cda9caeae71e964bd05082">More...</a><br /></td></tr>
<tr class="separator:a1e5ef068d1cda9caeae71e964bd05082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eec971e964d5999d3083403b0e9d33"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="separator:a47eec971e964d5999d3083403b0e9d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477cada98aba93d47450f297cc6454bf"><td class="memItemLeft" align="right" valign="top">std::optional&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a477cada98aba93d47450f297cc6454bf">tryAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a477cada98aba93d47450f297cc6454bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate.  <a href="AArch64PostLegalizerLowering_8cpp.html#a477cada98aba93d47450f297cc6454bf">More...</a><br /></td></tr>
<tr class="separator:a477cada98aba93d47450f297cc6454bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate.  <a href="AArch64PostLegalizerLowering_8cpp.html#ad735ef5a758daa4baa0ff66a98ab2e04">More...</a><br /></td></tr>
<tr class="separator:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fedf9318d495df50d4816e74164e96"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:aa4fedf9318d495df50d4816e74164e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557d10a9abba96ca5d850418a59e7c1e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:a557d10a9abba96ca5d850418a59e7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe53f4183a7254749d95b9983c1821e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a9fe53f4183a7254749d95b9983c1821e">matchBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a9fe53f4183a7254749d95b9983c1821e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b03144dd45d020cb9695a6753ed955"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#af6b03144dd45d020cb9695a6753ed955">applyBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>)</td></tr>
<tr class="separator:af6b03144dd45d020cb9695a6753ed955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24be4cf93a9f2146e418323139365a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#af24be4cf93a9f2146e418323139365a4">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> CmpOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:af24be4cf93a9f2146e418323139365a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f345b55b96da4a20d58ea5a192c1164"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a6f345b55b96da4a20d58ea5a192c1164">trySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a6f345b55b96da4a20d58ea5a192c1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6d4691de5fa210fc07c50632aa86cf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a8a6d4691de5fa210fc07c50632aa86cf">applySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a8a6d4691de5fa210fc07c50632aa86cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b36a9b9041dc870328b02c4511df2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#ae2b36a9b9041dc870328b02c4511df2f">getVectorFCMP</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, bool IsZero, bool NoNans, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:ae2b36a9b9041dc870328b02c4511df2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056cb27e491a1f27a33646e390b4ac12"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a056cb27e491a1f27a33646e390b4ac12">lowerVectorFCMP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:a056cb27e491a1f27a33646e390b4ac12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo.  <a href="AArch64PostLegalizerLowering_8cpp.html#a056cb27e491a1f27a33646e390b4ac12">More...</a><br /></td></tr>
<tr class="separator:a056cb27e491a1f27a33646e390b4ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#aaecbef2bb75ef349cccb7c2e8ee16d09">matchFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb29c85e92827ef1573c3e876db4efd"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a6fb29c85e92827ef1573c3e876db4efd">applyFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:a6fb29c85e92827ef1573c3e876db4efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8378746a1b5c02b03f5033a08207b8cc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a8378746a1b5c02b03f5033a08207b8cc">matchVectorSextInReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a8378746a1b5c02b03f5033a08207b8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20614768556aa3b3697722f59541cb5d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a20614768556aa3b3697722f59541cb5d">applyVectorSextInReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a20614768556aa3b3697722f59541cb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6a10c10fdbc00ddb2ae110effc4184"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a> (AArch64PostLegalizerLowering, <a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;Lower AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;, false, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="LoadStoreVectorizer_8cpp.html#a45a3f96bc41116cda91360fda4b2e42a">INITIALIZE_PASS_END</a>(AArch64PostLegalizerLowering</td></tr>
<tr class="separator:add6a10c10fdbc00ddb2ae110effc4184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">llvm::createAArch64PostLegalizerLowering</a> ()</td></tr>
<tr class="separator:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654dadbb91ca951ac5172c79a97eb84d"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a654dadbb91ca951ac5172c79a97eb84d">legalization</a></td></tr>
<tr class="separator:a654dadbb91ca951ac5172c79a97eb84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f36c0270a06b82c32f1028c82f61a7"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerLowering_8cpp.html#a86f36c0270a06b82c32f1028c82f61a7">false</a></td></tr>
<tr class="separator:a86f36c0270a06b82c32f1028c82f61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Post-legalization lowering for instructions.</p>
<p>This is used to offload pattern matching from the selector.</p>
<p>For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually a G_ZIP, G_UZP, etc.</p>
<p>General optimization combines should be handled by either the AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner. </p>

<p class="definition">Definition in file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a06deb0e95635d415388705418ecc4d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06deb0e95635d415388705418ecc4d8e">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01084">1084</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a2bba2190ebf3aed8aecc1d018df5c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bba2190ebf3aed8aecc1d018df5c9b6">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01051">1051</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a674c87e054235a566d281c1f3de80de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674c87e054235a566d281c1f3de80de1">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01056">1056</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-postlegalizer-<a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa4fedf9318d495df50d4816e74164e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fedf9318d495df50d4816e74164e96">&#9670;&nbsp;</a></span>applyAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool applyAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00671">671</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00302">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">llvm::MachineRegisterInfo::cloneVirtualRegister()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00291">llvm::MachineIRBuilder::getMRI()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00354">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>.</p>

</div>
</div>
<a id="af6b03144dd45d020cb9695a6753ed955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b03144dd45d020cb9695a6753ed955">&#9670;&nbsp;</a></span>applyBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00778">778</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aae1a9fca6f493f19f6a04611ab92ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1a9fca6f493f19f6a04611ab92ad99">&#9670;&nbsp;</a></span>applyDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool applyDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00738">738</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00196">llvm::LLT::changeElementCount()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="TypeSize_8h_source.html#l00291">llvm::ElementCount::getFixed()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="af28e5fe5afdbb39ffd21746b703b7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28e5fe5afdbb39ffd21746b703b7d61">&#9670;&nbsp;</a></span>applyEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with G_EXT. </p>
<p>Special-cased because the constant operand must be emitted as a G_CONSTANT for the imported tablegen patterns to work. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00449">449</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00302">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00385">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00059">ShuffleVectorPseudo::Opc</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00061">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="a6fb29c85e92827ef1573c3e876db4efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb29c85e92827ef1573c3e876db4efd">&#9670;&nbsp;</a></span>applyFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01021">1021</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2735db4c98e722e87ff36d38f22f4393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2735db4c98e722e87ff36d38f22f4393">&#9670;&nbsp;</a></span>applyINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00498">498</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00257">llvm::LLT::getElementType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="ad6341fc46ec30b1e834c0d590644f6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6341fc46ec30b1e834c0d590644f6e7">&#9670;&nbsp;</a></span>applyShuffleVectorPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyShuffleVectorPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with a pseudo. </p>
<p><code>Opc</code> is the opcode to use. <code>MI</code> is the G_SHUFFLE_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00438">438</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00385">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00059">ShuffleVectorPseudo::Opc</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00061">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="a8a6d4691de5fa210fc07c50632aa86cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6d4691de5fa210fc07c50632aa86cf">&#9670;&nbsp;</a></span>applySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00881">881</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="InstrTypes_8h_source.html#l00859">llvm::CmpInst::getSwappedPredicate()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

</div>
</div>
<a id="a47eec971e964d5999d3083403b0e9d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eec971e964d5999d3083403b0e9d33">&#9670;&nbsp;</a></span>applyVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool applyVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00541">541</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00302">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00385">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a20614768556aa3b3697722f59541cb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20614768556aa3b3697722f59541cb5d">&#9670;&nbsp;</a></span>applyVectorSextInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void applyVectorSextInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01042">1042</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03274">llvm::LegalizerHelper::lower()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af24be4cf93a9f2146e418323139365a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24be4cf93a9f2146e418323139365a4">&#9670;&nbsp;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>CmpOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>how many instructions would be saved by folding a G_ICMP's shift and/or extension operations. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00789">789</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00844">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="ad5cf319fca4963ee74c64e1147ff8049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cf319fca4963ee74c64e1147ff8049">&#9670;&nbsp;</a></span>getExtMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;std::pair&lt;bool, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; &gt; getExtMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00115">115</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="APInt_8h_source.html#l01700">llvm::APInt::logBase2()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00406">matchEXT()</a>.</p>

</div>
</div>
<a id="ae2b36a9b9041dc870328b02c4511df2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b36a9b9041dc870328b02c4511df2f">&#9670;&nbsp;</a></span>getVectorFCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt;<a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;)&gt; getVectorFCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NoNans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a function which builds a vector floating point compare instruction for a condition code <code>CC</code>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">IsZero</td><td>- True if the comparison is against 0. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">NoNans</td><td>- True if the target has NoNansFPMath. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00899">899</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00953">lowerVectorFCMP()</a>.</p>

</div>
</div>
<a id="add6a10c10fdbc00ddb2ae110effc4184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6a10c10fdbc00ddb2ae110effc4184">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">AArch64PostLegalizerLowering&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Lower AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8187ec0c904a7a5939ae284f7b523ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8187ec0c904a7a5939ae284f7b523ea8">&#9670;&nbsp;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;std::pair&lt;bool, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&gt; &gt; isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>NumInputElements</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchINS. </p>
<dl class="section return"><dt>Returns</dt><dd>a value when <code>M</code> is an ins mask for <code>NumInputElements</code>.</dd></dl>
<p>First element of the returned pair is true when the produced G_INSERT_VECTOR_ELT destination should be the LHS of the G_SHUFFLE_VECTOR.</p>
<p>Second element is the destination lane for the G_INSERT_VECTOR_ELT. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00197">197</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00471">matchINS()</a>.</p>

</div>
</div>
<a id="ae0608a3448ce9580e9608fe739b01038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0608a3448ce9580e9608fe739b01038">&#9670;&nbsp;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00070">70</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00222">matchREV()</a>.</p>

</div>
</div>
<a id="ae9c503dcdafb975b730ecadc340353ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c503dcdafb975b730ecadc340353ea">&#9670;&nbsp;</a></span>isSingletonExtMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSingletonExtMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00379">379</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00406">matchEXT()</a>.</p>

</div>
</div>
<a id="ac7dd9d6aaccc65666a11d717290db142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd9d6aaccc65666a11d717290db142">&#9670;&nbsp;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>. </p>
<p>Whether or not G_TRN1 or G_TRN2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00099">99</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00251">matchTRN()</a>.</p>

</div>
</div>
<a id="acf7731ae350945fbd3ef5e614cbef5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7731ae350945fbd3ef5e614cbef5a9">&#9670;&nbsp;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>. </p>
<p>Whether or not G_UZP1 or G_UZP2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00157">157</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00272">matchUZP()</a>.</p>

</div>
</div>
<a id="a52c0e4df8bf84a861e94ae423c2706db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c0e4df8bf84a861e94ae423c2706db">&#9670;&nbsp;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00518">518</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00233">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00531">matchVAshrLshrImm()</a>.</p>

</div>
</div>
<a id="abc794c48dab43b6b663bbb9d00c0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc794c48dab43b6b663bbb9d00c0c86c">&#9670;&nbsp;</a></span>isZipMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZipMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>M</code> is a zip mask for a shuffle vector of <code>NumElts</code>. Whether or not G_ZIP1 or G_ZIP2 should be used is stored in <code>WhichResult</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00172">172</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00288">matchZip()</a>.</p>

</div>
</div>
<a id="a056cb27e491a1f27a33646e390b4ac12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056cb27e491a1f27a33646e390b4ac12">&#9670;&nbsp;</a></span>lowerVectorFCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool lowerVectorFCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00953">953</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01681">llvm::MachineIRBuilder::buildNot()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01666">llvm::MachineIRBuilder::buildOr()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00153">llvm::AArch64GISelUtils::changeVectorFCMPPredToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00233">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00899">getVectorFCMP()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00354">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="ad735ef5a758daa4baa0ff66a98ab2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad735ef5a758daa4baa0ff66a98ab2e04">&#9670;&nbsp;</a></span>matchAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool matchAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate. </p>
<p><code>MI</code> - The G_ICMP instruction <code>MatchInfo</code> - The new RHS immediate and predicate on success</p>
<p>See tryAdjustICmpImmAndPred for valid transformations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00658">658</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00562">tryAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a9fe53f4183a7254749d95b9983c1821e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe53f4183a7254749d95b9983c1821e">&#9670;&nbsp;</a></span>matchBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00764">764</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5ab2dfd44caad98e080e10ea9caa319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab2dfd44caad98e080e10ea9caa319a">&#9670;&nbsp;</a></span>matchDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00360">360</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00344">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00305">matchDupFromInsertVectorElt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a2a02de5ec94987be379e880db7c29913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a02de5ec94987be379e880db7c29913">&#9670;&nbsp;</a></span>matchDupFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchDupFromBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00344">344</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">llvm::getOpcodeDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00360">matchDup()</a>.</p>

</div>
</div>
<a id="a5ad9efac20a39021c3f631dedbdbcd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad9efac20a39021c3f631dedbdbcd87">&#9670;&nbsp;</a></span>matchDupFromInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchDupFromInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00305">305</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">llvm::getOpcodeDef()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00238">llvm::MIPatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00360">matchDup()</a>.</p>

</div>
</div>
<a id="a557d10a9abba96ca5d850418a59e7c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557d10a9abba96ca5d850418a59e7c1e">&#9670;&nbsp;</a></span>matchDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool matchDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00686">686</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00257">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7252860eb32b0f821a3f71f54f2cf170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7252860eb32b0f821a3f71f54f2cf170">&#9670;&nbsp;</a></span>matchEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00406">406</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00115">getExtMask()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00233">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00379">isSingletonExtMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="aaecbef2bb75ef349cccb7c2e8ee16d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaecbef2bb75ef349cccb7c2e8ee16d09">&#9670;&nbsp;</a></span>matchFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01008">1008</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00591">llvm::MIPatternMatch::m_GTrunc()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5a42423b3bdc08ff09c012b790da2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a42423b3bdc08ff09c012b790da2949">&#9670;&nbsp;</a></span>matchINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair. </p>
<p>e.g. shuf = G_SHUFFLE_VECTOR left, right, shufflemask(0, 0)</p>
<p>Can be represented as</p>
<p>extract = G_EXTRACT_VECTOR_ELT left, 0 ins = G_INSERT_VECTOR_ELT left, extract, 1 </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00471">471</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00197">isINSMask()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="README__P9_8txt_source.html#l00118">Right</a>.</p>

</div>
</div>
<a id="abd9700a26610b64f4c99a91625fea4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9700a26610b64f4c99a91625fea4b7">&#9670;&nbsp;</a></span>matchREV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchREV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_REV instruction. Returns the appropriate G_REV opcode in <code>Opc</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00222">222</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00233">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00070">isREVMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a478ea65eb8e4ad3aaeb0f198fe40e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478ea65eb8e4ad3aaeb0f198fe40e236">&#9670;&nbsp;</a></span>matchTRN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchTRN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_TRN1 or G_TRN2 instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00251">251</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00099">isTRNMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a389c68bf80cb275e6a6ea1b7dfda0915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389c68bf80cb275e6a6ea1b7dfda0915">&#9670;&nbsp;</a></span>matchUZP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchUZP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_UZP1 or G_UZP2 instruction.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">MI</td><td>- The shuffle vector instruction. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">MatchInfo</td><td>- Either G_UZP1 or G_UZP2 on success. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00272">272</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00157">isUZPMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a1e5ef068d1cda9caeae71e964bd05082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5ef068d1cda9caeae71e964bd05082">&#9670;&nbsp;</a></span>matchVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a vector G_ASHR or G_LSHR with a valid immediate shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00531">531</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00518">isVShiftRImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a8378746a1b5c02b03f5033a08207b8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8378746a1b5c02b03f5033a08207b8cc">&#9670;&nbsp;</a></span>matchVectorSextInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchVectorSextInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01035">1035</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7b5f128a82ba926b451c442467400631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5f128a82ba926b451c442467400631">&#9670;&nbsp;</a></span>matchZip()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchZip </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00288">288</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00133">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00172">isZipMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a477cada98aba93d47450f297cc6454bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477cada98aba93d47450f297cc6454bf">&#9670;&nbsp;</a></span>tryAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&gt; &gt; tryAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate. </p>
<dl class="section return"><dt>Returns</dt><dd>A pair containing the updated immediate and predicate which may be used to optimize the instruction.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This assumes that the comparison has been legalized. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00562">562</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03035">isLegalArithImmed()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00658">matchAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a6f345b55b96da4a20d58ea5a192c1164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f345b55b96da4a20d58ea5a192c1164">&#9670;&nbsp;</a></span>trySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool trySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it would be profitable to swap the LHS and RHS of a G_ICMP instruction <code>MI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00844">844</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00789">getCmpOperandFoldingProfit()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03053">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03035">isLegalArithImmed()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01134">1134</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a86f36c0270a06b82c32f1028c82f61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f36c0270a06b82c32f1028c82f61a7">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01135">1135</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a654dadbb91ca951ac5172c79a97eb84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654dadbb91ca951ac5172c79a97eb84d">&#9670;&nbsp;</a></span>legalization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after legalization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01135">1135</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
