# T Flip-Flop â€“ Verilog

## ğŸ§  Project Overview
This project implements a **T (Toggle) flip-flop** in Verilog.  
The T flip-flop toggles its output on every clock edge if `T=1`.  
If `T=0`, it retains its current state.

---

## âœ… Key Features
- **Functionality**:
  - T=0 â†’ Hold state
  - T=1 â†’ Toggle output
- **Inputs**:
  - `T` â€“ Toggle control
  - `CLK` â€“ Clock signal
- **Outputs**:
  - `Q` â€“ Stored value
  - `Qn` â€“ Complement of Q

---

## ğŸ“‚ Files Included
- `tff.v` â€“ Verilog design of T flip-flop  
- `tff_tb.v` â€“ Testbench for T flip-flop  
- `tff_waveform.fsdb` â€“ Waveform dump file  
- `tff_waveform.png` â€“ Screenshot of simulation waveform  
- `README.md` â€“ Documentation for this module  

---

## âš™ï¸ How It Works
1. The T flip-flop is derived from the JK flip-flop (by tying J=K=T).  
2. On every rising edge of the clock:
   - If T=1 â†’ `Q` toggles.
   - If T=0 â†’ `Q` holds.  
3. Often used in **counters**.  

---

## ğŸ“Š Testbench Simulation Output

| CLK | T | Q | Qn |
|-----|---|---|----|
| â†‘   | 0 | Hold | Hold |
| â†‘   | 1 | Toggle | Toggle |
| â†‘   | 1 | Toggle | Toggle |
| â†‘   | 0 | Hold | Hold |

---

## ğŸ–¼ Waveform
![T Flip-Flop Waveform](tff.png)

---

## ğŸ›  Tools Used
- **Verilog** â€“ RTL design and testbench  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **VCS** â€“ Simulation  

---

> ğŸ’¡ The **T flip-flop** is the backbone of **binary counters** and frequency dividers.