// Seed: 1956738903
module module_0;
  logic [-1 : -1 'h0] id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    output logic id_8,
    output tri0 id_9,
    output supply1 id_10
);
  logic [7:0] id_12;
  ;
  module_0 modCall_1 ();
  always @(id_6) id_8 <= id_6;
  assign id_12[~-1] = -1;
endmodule
