_svd: ../svd/stm32h523.svd

_modify:
  size: 0x20
  UCPD:
    name: UCPD1
  SDMMC:
    name: SDMMC1

"ADC[12]":
  _strip: ADC_
  _include:
    - patches/adc/split.yaml
    - fields/adc/adc_v3.yaml
    - fields/adc/adc_h5.yaml
    - collect/adc/v3.yaml
  CFGR:
    _merge: EXTSEL*
  SQR?:
    SQ*: [0, 19]

CRC:
  _include:
    - patches/crc/crc_rename_init.yaml
    - fields/crc/crc_advanced.yaml
    # - fields/crc/crc_idr_32bit.yaml
    - fields/crc/crc_pol.yaml

EXTI:
  _include:
    - fields/exti/common.yaml
    - fields/exti/exti_priv.yaml

GPDMA?:
  _strip: GPDMA_
  _include:
    - fields/dma/gpdma/h5.yaml
    - collect/dma/gpdma/h5.yaml

GPIOC:
  _strip: GPIO_

GPIO?:
  _include:
    - fields/gpio/gpio_l5_u5.yaml
    - collect/gpio/v2r.yaml

#GTZC1_MPCBB?: # Seems to be completely missing from svd
#  _strip: GTZC1_MPCBB?_
#  _include:
#    - collect/gtzc/h5_u5.yaml

GTZC1_TZIC:
  _strip: GTZC1_TZIC_

I2C?:
  _include:
    - fields/i2c/v3.yaml

IWDG:
  _include:
    - patches/16bit_with_mask.yaml
    - fields/iwdg/h5.yaml

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - fields/rtc/v3.yaml
    - collect/rtc/alarm.yaml

SPI?:
  _include:
    - patches/spi/rxtxdr.yaml
    - fields/spi/spi_v3_base.yaml
    - fields/spi/spi_v3_cfg1_bpass.yaml

TIM?:
  _strip: TIM*_

TIM1?:
  _strip:
    - TIM2_
    - TIM1?_

"TIM[1-5],TIM8,TIM12,TIM13,TIM14,TIM15,TIM16,TIM17":
  _modify:
    CCMR1:
      name: CCMR1_Input
    CCMR1_ALTERNATE1:
      name: CCMR1_Output
"TIM[1-5],TIM8,TIM12,TIM13,TIM14,TIM16,TIM17":
  _modify:
    CCMR2:
      name: CCMR2_Input
    CCMR2_ALTERNATE1:
      name: CCMR2_Output

#"TIM[1346-9],TIM??":
#  _include: patches/tim/add_dither16.yaml

TIM[2345],TIM15:
  CCMR1_Output:
    _modify:
      OC1M:
        name: OC1M1
      OC1M_1:
        name: OC1M2
      
      OC2M:
        name: OC2M1
      OC2M_1:
        name: OC2M2
TIM[2345]:
  CCMR2_Output:
    _modify:
      OC3M:
        name: OC3M1
      OC3M_1:
        name: OC3M2

      OC4M:
        name: OC4M1
      OC4M_1:
        name: OC4M2


"TIM[25]":
  _include:
    #  - patches/tim/add_dither32.yaml
    - patches/tim/tim_uifremap.yaml
    - fields/tim/tim_32bit.yaml
  CNT:
    _modify:
      CNT:
        bitOffset: 0
        bitWidth: 32

"TIM[18]":
  _include:
    - patches/tim/tim1_mms_ts_sms.yaml
    - patches/tim/v2/ocm_bit3.yaml

"TIM[2-5]":
  _include:
    - patches/tim/tim2_mms_ts_sms.yaml
    - patches/tim/v2/oc1m.yaml
    - patches/tim/v2/oc2m.yaml
    - patches/tim/v2/oc3m.yaml

TIM1[25]:
  _include:
    - patches/tim/v2/oc1m.yaml
    - patches/tim/v2/oc2m.yaml

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_common_ext.yaml

TIM*:
  _include:
    - fields/tim/basic.yaml
    - fields/tim/tim_uifremap.yaml
    - fields/tim/dithen.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

TIM1:
  _include: fields/tim/tim1_advanced.yaml

"TIM[67]":
  _include:
    - fields/tim/tim6_dither.yaml

"TIM[1348]":
  _include:
    - fields/tim/tim_16bit_dither.yaml

"TIM[18],TIM[2-5]":
  _include:
    - fields/tim/v2/ccm_extended.yaml

UCPD1:
  _strip: UCPD_
  _include:
    - patches/ucpd/rxordseten_split.yaml
    #- fields/ucpd/ucpd_v1.yaml

USART?:
  _strip: USART_
  _include:
    - patches/usart/rename_CR1_ISR_enabled_disabled.yaml
    - patches/usart/merge_CR3_WUS_field.yaml
    - fields/usart/usart_v2B.yaml
    - fields/usart/usart_fifoen.yaml
    - fields/usart/sync_slave.yaml
    - fields/usart/smartcard.yaml
    - fields/usart/prescalar.yaml

USB:
  _include:
    - collect/usb/chepr.yaml

WWDG:
  _include:
    - patches/16bit_with_mask.yaml
    - fields/wwdg/wwdg_v2.yaml

SBS: # TODO: Dont do this, this will be undone by patches/h5.yaml
  PMCR:
    _modify:
      PB6_FMP:
        name: PB6_FMPLUS
      PB7_FMP:
        name: PB7_FMPLUS
      PB8_FMP:
        name: PB8_FMPLUS

# todo: Once tested, apply these to the other H5 variants as applicable, or possibly
# todo place them in the common/h5.yaml
_include:
  - patches/h5.yaml
  - patches/h523_h533.yaml

  # - collect/flash/secbbr.yaml

  #- patches/rcc/h56x_h57x.yaml
  - fields/rcc/rcc_h56x_h57x.yaml

  - fields/crs/crs.yaml
  - fields/pwr/pwr_h5.yaml
