\hypertarget{struct_o_b___type_def}{}\doxysection{OB\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_b___type_def}\index{OB\_TypeDef@{OB\_TypeDef}}


Option Bytes Registers.  




{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_ae708f301b866ad2a81ed39efba639aab}{RDP}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_a67442d4e459bba2c40fa62914d78ec1e}{USER}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_ac91ac63aaf885d7290d9903fc5bd9515}{DATA0}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_a4fc75d06d435365a28ac018fdc0730cf}{DATA1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_ad43c7a196f0eef88b3038383c4f7d903}{WRP0}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_ac4e091dcb644dbb5d4a2c7aca7d4fe88}{WRP1}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_a05486d021c6761bf5a04f410a1c24e06}{WRP2}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_o_b___type_def_a7d9c1634a4c6027e12345f25d9d15b4d}{WRP3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Option Bytes Registers. 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00354}{354}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_b___type_def_ac91ac63aaf885d7290d9903fc5bd9515}\label{struct_o_b___type_def_ac91ac63aaf885d7290d9903fc5bd9515}} 
\index{OB\_TypeDef@{OB\_TypeDef}!DATA0@{DATA0}}
\index{DATA0@{DATA0}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DATA0}{DATA0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATA0}

User data byte 0 (stored in FLASH\+\_\+\+OBR\mbox{[}23\+:16\mbox{]}), Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_a4fc75d06d435365a28ac018fdc0730cf}\label{struct_o_b___type_def_a4fc75d06d435365a28ac018fdc0730cf}} 
\index{OB\_TypeDef@{OB\_TypeDef}!DATA1@{DATA1}}
\index{DATA1@{DATA1}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DATA1}{DATA1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATA1}

User data byte 1 (stored in FLASH\+\_\+\+OBR\mbox{[}31\+:24\mbox{]}), Address offset\+: 0x06 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_ae708f301b866ad2a81ed39efba639aab}\label{struct_o_b___type_def_ae708f301b866ad2a81ed39efba639aab}} 
\index{OB\_TypeDef@{OB\_TypeDef}!RDP@{RDP}}
\index{RDP@{RDP}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDP}{RDP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RDP}

FLASH option byte Read protection, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00356}{356}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_a67442d4e459bba2c40fa62914d78ec1e}\label{struct_o_b___type_def_a67442d4e459bba2c40fa62914d78ec1e}} 
\index{OB\_TypeDef@{OB\_TypeDef}!USER@{USER}}
\index{USER@{USER}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{USER}{USER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USER}

FLASH option byte user options, Address offset\+: 0x02 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00357}{357}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_ad43c7a196f0eef88b3038383c4f7d903}\label{struct_o_b___type_def_ad43c7a196f0eef88b3038383c4f7d903}} 
\index{OB\_TypeDef@{OB\_TypeDef}!WRP0@{WRP0}}
\index{WRP0@{WRP0}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP0}{WRP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WRP0}

FLASH option byte write protection 0, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00360}{360}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_ac4e091dcb644dbb5d4a2c7aca7d4fe88}\label{struct_o_b___type_def_ac4e091dcb644dbb5d4a2c7aca7d4fe88}} 
\index{OB\_TypeDef@{OB\_TypeDef}!WRP1@{WRP1}}
\index{WRP1@{WRP1}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1}{WRP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WRP1}

FLASH option byte write protection 1, Address offset\+: 0x0A 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00361}{361}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_a05486d021c6761bf5a04f410a1c24e06}\label{struct_o_b___type_def_a05486d021c6761bf5a04f410a1c24e06}} 
\index{OB\_TypeDef@{OB\_TypeDef}!WRP2@{WRP2}}
\index{WRP2@{WRP2}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP2}{WRP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WRP2}

FLASH option byte write protection 2, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00362}{362}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.

\mbox{\Hypertarget{struct_o_b___type_def_a7d9c1634a4c6027e12345f25d9d15b4d}\label{struct_o_b___type_def_a7d9c1634a4c6027e12345f25d9d15b4d}} 
\index{OB\_TypeDef@{OB\_TypeDef}!WRP3@{WRP3}}
\index{WRP3@{WRP3}!OB\_TypeDef@{OB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP3}{WRP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WRP3}

FLASH option byte write protection 3, Address offset\+: 0x0E 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00363}{363}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
