/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [2:0] _03_;
  reg [2:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[61] | ~(in_data[44]);
  assign celloutsig_0_5z = in_data[2] | ~(_00_);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_3z[5]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[3] ^ celloutsig_1_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_2z[0] ^ celloutsig_1_15z);
  assign celloutsig_0_7z = ~(_00_ ^ celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[2] ^ celloutsig_0_4z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[64]);
  assign celloutsig_0_23z = ~(celloutsig_0_12z[6] ^ _01_);
  assign celloutsig_0_24z = ~(celloutsig_0_8z[1] ^ celloutsig_0_23z);
  assign celloutsig_1_0z = ~(in_data[152] ^ in_data[185]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[144]);
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_2z } + { in_data[171:168], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_7z = celloutsig_1_3z + { celloutsig_1_3z[5:2], celloutsig_1_1z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= celloutsig_1_2z[3:1];
  reg [6:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 7'h00;
    else _21_ <= in_data[113:107];
  assign { _05_[6:5], _02_, _05_[1:0] } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_, _01_, _03_[0] } = _22_;
  assign celloutsig_1_15z = { celloutsig_1_0z, _04_, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_13z, _04_ } > in_data[163:142];
  assign celloutsig_0_4z = celloutsig_0_3z[7:1] > { in_data[81:77], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = { _00_, _01_, _03_[0], celloutsig_0_1z } > { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_9z = celloutsig_1_6z[3:1] * celloutsig_1_8z[3:1];
  assign celloutsig_0_3z = { in_data[13:11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, _00_, _01_, _03_[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[23:19], celloutsig_0_1z, _00_, _01_, _03_[0], celloutsig_0_1z, celloutsig_0_0z, _00_, _01_, _03_[0] };
  assign celloutsig_1_16z = { _05_[5], _02_, _05_[1:0] } * { _05_[5], _02_, _05_[1:0] };
  assign celloutsig_1_19z = { celloutsig_1_14z[4:2], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z } * { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_8z = { celloutsig_0_3z[8], celloutsig_0_1z, celloutsig_0_7z } * { _00_, _01_, _03_[0] };
  assign celloutsig_1_2z = in_data[137:132] * { in_data[130:127], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[187:180] * in_data[134:127];
  assign celloutsig_1_14z[7:1] = celloutsig_1_8z[4] ? in_data[122:116] : { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_6z = _01_ ? { celloutsig_0_3z[13:3], celloutsig_0_1z } : celloutsig_0_3z[12:1];
  assign celloutsig_1_5z = celloutsig_1_3z !== celloutsig_1_2z;
  assign celloutsig_1_3z = ~ { in_data[128:124], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[10:7], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z } << { _03_[0], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_2z[4:3], celloutsig_1_4z, celloutsig_1_7z } >> in_data[172:164];
  assign _03_[2:1] = { _00_, _01_ };
  assign _05_[4:2] = _02_;
  assign celloutsig_1_14z[0] = celloutsig_1_1z;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
