$comment
	File created using the following command:
		vcd file COMUTADOR.msim.vcd -direction
$end
$date
	Wed Dec 01 22:19:07 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module comutador_vhd_vec_tst $end
$var wire 1 ! B $end
$var wire 1 " CLK $end
$var wire 1 # DISPLAY_0 [6] $end
$var wire 1 $ DISPLAY_0 [5] $end
$var wire 1 % DISPLAY_0 [4] $end
$var wire 1 & DISPLAY_0 [3] $end
$var wire 1 ' DISPLAY_0 [2] $end
$var wire 1 ( DISPLAY_0 [1] $end
$var wire 1 ) DISPLAY_0 [0] $end
$var wire 1 * K1 $end
$var wire 1 + K2 $end
$var wire 1 , K3 $end
$var wire 1 - P $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_CLK $end
$var wire 1 8 ww_P $end
$var wire 1 9 ww_B $end
$var wire 1 : ww_K1 $end
$var wire 1 ; ww_K2 $end
$var wire 1 < ww_K3 $end
$var wire 1 = ww_DISPLAY_0 [6] $end
$var wire 1 > ww_DISPLAY_0 [5] $end
$var wire 1 ? ww_DISPLAY_0 [4] $end
$var wire 1 @ ww_DISPLAY_0 [3] $end
$var wire 1 A ww_DISPLAY_0 [2] $end
$var wire 1 B ww_DISPLAY_0 [1] $end
$var wire 1 C ww_DISPLAY_0 [0] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 G \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 I \CHIP1|X~clkctrl_INCLK_bus\ [3] $end
$var wire 1 J \CHIP1|X~clkctrl_INCLK_bus\ [2] $end
$var wire 1 K \CHIP1|X~clkctrl_INCLK_bus\ [1] $end
$var wire 1 L \CHIP1|X~clkctrl_INCLK_bus\ [0] $end
$var wire 1 M \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 N \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 O \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 P \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 Q \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 R \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 S \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 T \K1~output_o\ $end
$var wire 1 U \K2~output_o\ $end
$var wire 1 V \K3~output_o\ $end
$var wire 1 W \DISPLAY_0[0]~output_o\ $end
$var wire 1 X \DISPLAY_0[1]~output_o\ $end
$var wire 1 Y \DISPLAY_0[2]~output_o\ $end
$var wire 1 Z \DISPLAY_0[3]~output_o\ $end
$var wire 1 [ \DISPLAY_0[4]~output_o\ $end
$var wire 1 \ \DISPLAY_0[5]~output_o\ $end
$var wire 1 ] \DISPLAY_0[6]~output_o\ $end
$var wire 1 ^ \CLK~input_o\ $end
$var wire 1 _ \CLK~inputclkctrl_outclk\ $end
$var wire 1 ` \CHIP1|Y[1]~1_combout\ $end
$var wire 1 a \CHIP1|Y~2_combout\ $end
$var wire 1 b \CHIP1|Y~0_combout\ $end
$var wire 1 c \CHIP1|X~0_combout\ $end
$var wire 1 d \CHIP1|X~q\ $end
$var wire 1 e \CHIP1|X~clkctrl_outclk\ $end
$var wire 1 f \P~input_o\ $end
$var wire 1 g \B~input_o\ $end
$var wire 1 h \CHIP2|Selector1~0_combout\ $end
$var wire 1 i \CHIP2|AUX.GB~q\ $end
$var wire 1 j \CHIP2|AUX~15_combout\ $end
$var wire 1 k \CHIP2|AUX.H5~q\ $end
$var wire 1 l \CHIP2|AUX~14_combout\ $end
$var wire 1 m \CHIP2|AUX.H2~q\ $end
$var wire 1 n \CHIP2|AUX~12_combout\ $end
$var wire 1 o \CHIP2|AUX.H4~q\ $end
$var wire 1 p \CHIP2|Selector2~0_combout\ $end
$var wire 1 q \CHIP2|AUX.PA~q\ $end
$var wire 1 r \CHIP2|AUX~16_combout\ $end
$var wire 1 s \CHIP2|AUX.H3~q\ $end
$var wire 1 t \CHIP2|Selector0~0_combout\ $end
$var wire 1 u \CHIP2|AUX.GP~q\ $end
$var wire 1 v \CHIP2|AUX~13_combout\ $end
$var wire 1 w \CHIP2|AUX.H1~q\ $end
$var wire 1 x \CHIP2|WideNor0~combout\ $end
$var wire 1 y \CHIP2|WideNor1~combout\ $end
$var wire 1 z \CHIP2|WideOr5~0_combout\ $end
$var wire 1 { \CHIP2|WideOr4~0_combout\ $end
$var wire 1 | \CHIP2|WideOr3~combout\ $end
$var wire 1 } \CHIP3|Mux6~0_combout\ $end
$var wire 1 ~ \CHIP3|Mux5~0_combout\ $end
$var wire 1 !! \CHIP3|Mux4~0_combout\ $end
$var wire 1 "! \CHIP3|Mux3~0_combout\ $end
$var wire 1 #! \CHIP3|Mux2~0_combout\ $end
$var wire 1 $! \CHIP3|Mux1~0_combout\ $end
$var wire 1 %! \CHIP3|Mux5~1_combout\ $end
$var wire 1 &! \CHIP1|Y\ [2] $end
$var wire 1 '! \CHIP1|Y\ [1] $end
$var wire 1 (! \CHIP1|Y\ [0] $end
$var wire 1 )! \CHIP3|ALT_INV_Mux2~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1*
0+
1,
0-
0.
1/
x0
11
12
13
14
15
16
07
08
09
1:
0;
1<
0Q
zR
zS
1T
0U
1V
0W
0X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
1n
0o
0p
0q
0r
0s
1t
0u
0v
0w
1x
0y
1z
1{
1|
0}
0~
0!!
1"!
0#!
0$!
0%!
1)!
0#
0$
1%
1&
0'
0(
0)
0=
0>
1?
1@
0A
0B
0C
0&!
0'!
0(!
1M
1N
1O
0P
1I
1J
1K
0L
0D
0E
0F
0G
0H
$end
#1000000
