   This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; version 2 of the License
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   Copyright (C) 2009-2015 John Crispin <blogic@openwrt.org>
 *   Copyright (C) 2009-2015 Felix Fietkau <nbd@nbd.name>
 *   Copyright (C) 2013-2015 Michael Lee <igvtee@gmail.com>
  flush write  flush write  make sure buf_size will be at least MAX_RX_LENGTH  clean dma done flag last  make sure that all changes to the dma ring are flushed before we
	 * continue
	  make sure that all changes to the dma ring are flushed before we
	 * continue
	  init tx descriptor  TX Checksum offload  VLAN header offload  TSO: fill MSS info in tcp checksum field  TX SG offload  set last segment  store skb to cleanup  make sure that all changes to the dma ring are flushed before we
	 * continue
	  unmap dma  make sure that all changes to the dma ring are flushed before we
	 * continue
	  alloc new buffer  receive data  make sure that all changes to the dma ring are flushed before
		 * we continue
		  read hw index again make sure no new tx packet  let napi poll again  disable jumbo frame  set unicast/multicast/broadcast frame to cpu  disable delay interrupt  frame engine will push VLAN tag regarding to VIDX feild in Tx desc  wait dma stop  If the mac address is invalid, use random mac address   return early if the buffer sizes will not change  fake rx vlan filter func. to support tx vlan offload func    This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; version 2 of the License
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   Copyright (C) 2009-2015 John Crispin <blogic@openwrt.org>
 *   Copyright (C) 2009-2015 Felix Fietkau <nbd@nbd.name>
 *   Copyright (C) 2013-2015 Michael Lee <igvtee@gmail.com>
  flush write  flush write  make sure buf_size will be at least MAX_RX_LENGTH  clean dma done flag last  make sure that all changes to the dma ring are flushed before we
	 * continue
	  make sure that all changes to the dma ring are flushed before we
	 * continue
	  init tx descriptor  TX Checksum offload  VLAN header offload  TSO: fill MSS info in tcp checksum field  TX SG offload  set last segment  store skb to cleanup  make sure that all changes to the dma ring are flushed before we
	 * continue
	  unmap dma  make sure that all changes to the dma ring are flushed before we
	 * continue
	  alloc new buffer  receive data  make sure that all changes to the dma ring are flushed before
		 * we continue
		  read hw index again make sure no new tx packet  let napi poll again  disable jumbo frame  set unicast/multicast/broadcast frame to cpu  disable delay interrupt  frame engine will push VLAN tag regarding to VIDX feild in Tx desc  wait dma stop  If the mac address is invalid, use random mac address   return early if the buffer sizes will not change  fake rx vlan filter func. to support tx vlan offload func    This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; version 2 of the License
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   Copyright (C) 2009-2015 John Crispin <blogic@openwrt.org>
 *   Copyright (C) 2009-2015 Felix Fietkau <nbd@nbd.name>
 *   Copyright (C) 2013-2015 Michael Lee <igvtee@gmail.com>
  flush write  flush write  make sure buf_size will be at least MAX_RX_LENGTH  clean dma done flag last  make sure that all changes to the dma ring are flushed before we
	 * continue
	  make sure that all changes to the dma ring are flushed before we
	 * continue
	  init tx descriptor  TX Checksum offload  VLAN header offload  TSO: fill MSS info in tcp checksum field  TX SG offload  set last segment  store skb to cleanup  make sure that all changes to the dma ring are flushed before we
	 * continue
	  unmap dma  make sure that all changes to the dma ring are flushed before we
	 * continue
	  alloc new buffer  receive data  make sure that all changes to the dma ring are flushed before
		 * we continue
		  read hw index again make sure no new tx packet  let napi poll again  disable jumbo frame  set unicast/multicast/broadcast frame to cpu  disable delay interrupt  frame engine will push VLAN tag regarding to VIDX feild in Tx desc  wait dma stop  If the mac address is invalid, use random mac address   return early if the buffer sizes will not change  fake rx vlan filter func. to support tx vlan offload func 