{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489439971260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489439971269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 16:19:30 2017 " "Processing started: Mon Mar 13 16:19:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489439971269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439971269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw5 -c hw5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw5 -c hw5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439971269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489439972355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489439972356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw5_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw5_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw5_top " "Found entity 1: hw5_top" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489439994346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw5_top " "Elaborating entity \"hw5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489439994413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_ROW_CNTR hw5_top.v(52) " "Verilog HDL or VHDL warning at hw5_top.v(52): object \"VGA_ROW_CNTR\" assigned a value but never read" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GP_CNTR hw5_top.v(54) " "Verilog HDL or VHDL warning at hw5_top.v(54): object \"GP_CNTR\" assigned a value but never read" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 hw5_top.v(100) " "Verilog HDL assignment warning at hw5_top.v(100): truncated value with size 32 to match size of target (7)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hw5_top.v(112) " "Verilog HDL assignment warning at hw5_top.v(112): truncated value with size 32 to match size of target (10)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw5_top.v(124) " "Verilog HDL assignment warning at hw5_top.v(124): truncated value with size 32 to match size of target (9)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hw5_top.v(136) " "Verilog HDL assignment warning at hw5_top.v(136): truncated value with size 32 to match size of target (6)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hw5_top.v(180) " "Verilog HDL assignment warning at hw5_top.v(180): truncated value with size 32 to match size of target (5)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VS_BP_CNTR hw5_top.v(159) " "Verilog HDL Always Construct warning at hw5_top.v(159): inferring latch(es) for variable \"VS_BP_CNTR\", which holds its previous value in one or more paths through the always construct" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VS_BP_CNTR\[0\] hw5_top.v(159) " "Inferred latch for \"VS_BP_CNTR\[0\]\" at hw5_top.v(159)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VS_BP_CNTR\[1\] hw5_top.v(159) " "Inferred latch for \"VS_BP_CNTR\[1\]\" at hw5_top.v(159)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VS_BP_CNTR\[2\] hw5_top.v(159) " "Inferred latch for \"VS_BP_CNTR\[2\]\" at hw5_top.v(159)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VS_BP_CNTR\[3\] hw5_top.v(159) " "Inferred latch for \"VS_BP_CNTR\[3\]\" at hw5_top.v(159)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VS_BP_CNTR\[4\] hw5_top.v(159) " "Inferred latch for \"VS_BP_CNTR\[4\]\" at hw5_top.v(159)" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439994428 "|hw5_top"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VS_BP_CNTR\[0\] " "Latch VS_BP_CNTR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VS_BP_CNTR\[0\] " "Ports D and ENA on the latch are fed by the same signal VS_BP_CNTR\[0\]" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489439996228 ""}  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489439996228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VS_BP_CNTR\[1\] " "Latch VS_BP_CNTR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VS_BP_CNTR\[1\] " "Ports D and ENA on the latch are fed by the same signal VS_BP_CNTR\[1\]" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489439996228 ""}  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489439996228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VS_BP_CNTR\[2\] " "Latch VS_BP_CNTR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VS_BP_CNTR\[2\] " "Ports D and ENA on the latch are fed by the same signal VS_BP_CNTR\[2\]" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489439996229 ""}  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489439996229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VS_BP_CNTR\[3\] " "Latch VS_BP_CNTR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VS_BP_CNTR\[3\] " "Ports D and ENA on the latch are fed by the same signal VS_BP_CNTR\[3\]" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489439996229 ""}  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489439996229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VS_BP_CNTR\[4\] " "Latch VS_BP_CNTR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VS_BP_CNTR\[4\] " "Ports D and ENA on the latch are fed by the same signal VS_BP_CNTR\[4\]" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489439996229 ""}  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489439996229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489439996545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489439997169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489439997792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489439997792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[0\] " "No output dependent on input pin \"G\[0\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[1\] " "No output dependent on input pin \"G\[1\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[2\] " "No output dependent on input pin \"G\[2\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[3\] " "No output dependent on input pin \"G\[3\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[4\] " "No output dependent on input pin \"G\[4\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[5\] " "No output dependent on input pin \"G\[5\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[6\] " "No output dependent on input pin \"G\[6\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G\[7\] " "No output dependent on input pin \"G\[7\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|G[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "hw5_top.v" "" { Text "C:/Users/mayan/Documents/ECE8813A/HW5_902978052/hw5_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489439998139 "|hw5_top|B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489439998139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489439998139 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489439998139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489439998139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489439998139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489439998223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 16:19:58 2017 " "Processing ended: Mon Mar 13 16:19:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489439998223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489439998223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489439998223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489439998223 ""}
