{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493391384610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493391384626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 15:56:24 2017 " "Processing started: Fri Apr 28 15:56:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493391384626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391384626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_16_8 -c RAM_2P_16_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_16_8 -c RAM_2P_16_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391384626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493391384904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jcoel/desktop/lsd2/aula10/parte1/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jcoel/desktop/lsd2/aula10/parte1/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../Parte1/ClkDividerN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391395229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../Parte1/ClkDividerN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391395229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391395229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_2p_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_Demo " "Found entity 1: RAM_2P_Demo" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391395229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391395229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_2P_16_8-RTL " "Found design unit 1: RAM_2P_16_8-RTL" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_16_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391395229 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_16_8 " "Found entity 1: RAM_2P_16_8" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391395229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391395229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_2P_Demo " "Elaborating entity \"RAM_2P_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493391395260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2P_16_8 RAM_2P_16_8:inst " "Elaborating entity \"RAM_2P_16_8\" for hierarchy \"RAM_2P_16_8:inst\"" {  } { { "RAM_2P_Demo.bdf" "inst" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_Demo.bdf" { { 232 496 728 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493391395307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst2 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst2\"" {  } { { "RAM_2P_Demo.bdf" "inst2" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_Demo.bdf" { { 176 280 424 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493391395307 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_2P_16_8:inst\|s_memory " "RAM logic \"RAM_2P_16_8:inst\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "RAM_2P_16_8.vhd" "s_memory" { Text "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_16_8.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1493391395595 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1493391395595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493391396008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493391397695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493391397695 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_Demo.bdf" { { 288 304 472 304 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493391398060 "|RAM_2P_Demo|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula10/Parte3/RAM_2P_Demo.bdf" { { 288 304 472 304 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493391398060 "|RAM_2P_Demo|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493391398060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493391398060 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493391398060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493391398060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493391398060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493391398374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 15:56:38 2017 " "Processing ended: Fri Apr 28 15:56:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493391398374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493391398374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493391398374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391398374 ""}
