{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/synthesis/runs/RUN_2025-03-12_10-28-58/tmp/fb412ab6abdb4c74bbbbecf01cfb453b.lib ",
   "modules": {
      "\\ascon_core": {
         "num_wires":         48270,
         "num_wire_bits":     50985,
         "num_pub_wires":     44,
         "num_pub_wire_bits": 2444,
         "num_ports":         17,
         "num_port_bits":     715,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         50527,
         "area":              40384.982400,
         "num_cells_by_type": {
            "$_ANDNOT_": 4631,
            "$_AND_": 1760,
            "$_MUX_": 8682,
            "$_NAND_": 259,
            "$_NOR_": 457,
            "$_NOT_": 4068,
            "$_ORNOT_": 50,
            "$_OR_": 3100,
            "$_XNOR_": 8351,
            "$_XOR_": 17632,
            "sky130_fd_sc_hd__dfrtp_2": 1537
         }
      }
   },
      "design": {
         "num_wires":         48270,
         "num_wire_bits":     50985,
         "num_pub_wires":     44,
         "num_pub_wire_bits": 2444,
         "num_ports":         17,
         "num_port_bits":     715,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         50527,
         "area":              40384.982400,
         "num_cells_by_type": {
            "$_ANDNOT_": 4631,
            "$_AND_": 1760,
            "$_MUX_": 8682,
            "$_NAND_": 259,
            "$_NOR_": 457,
            "$_NOT_": 4068,
            "$_ORNOT_": 50,
            "$_OR_": 3100,
            "$_XNOR_": 8351,
            "$_XOR_": 17632,
            "sky130_fd_sc_hd__dfrtp_2": 1537
         }
      }
}

