

================================================================
== Vitis HLS Report for 'Layer_norm_1'
================================================================
* Date:           Tue Sep  5 11:15:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47333|    47333|  0.473 ms|  0.473 ms|  47333|  47333|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mean_var_i8  |    37284|    37284|      3107|          -|          -|    12|        no|
        |- l_norm_i9      |    10032|    10032|       836|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i8 = alloca i32 1"   --->   Operation 37 'alloca' 'i8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mean = alloca i64 1" [bert_layer.cpp:226]   --->   Operation 38 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mean2 = alloca i64 1" [bert_layer.cpp:230]   --->   Operation 39 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%var = alloca i64 1" [bert_layer.cpp:234]   --->   Operation 40 'alloca' 'var' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm.1_Pipeline_VITIS_LOOP_227_1, i32 %mean"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm.1_Pipeline_VITIS_LOOP_231_2, i32 %mean2"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 0, i4 %i8" [bert_layer.cpp:235]   --->   Operation 43 'store' 'store_ln235' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_11, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_10, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_9, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_8, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_7, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_6, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_5, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_4, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_3, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_2, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_1, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v264_0, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v263, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v262, void @empty_23, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm.1_Pipeline_VITIS_LOOP_227_1, i32 %mean"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Layer_norm.1_Pipeline_VITIS_LOOP_231_2, i32 %mean2"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln235 = br void %l_j6" [bert_layer.cpp:235]   --->   Operation 60 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i8_1 = load i4 %i8" [bert_layer.cpp:235]   --->   Operation 61 'load' 'i8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i8_1, i4 12" [bert_layer.cpp:235]   --->   Operation 62 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %i8_1, i4 1" [bert_layer.cpp:235]   --->   Operation 64 'add' 'add_ln235' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %l_j6.split, void %l_j7.preheader" [bert_layer.cpp:235]   --->   Operation 65 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %i8_1" [bert_layer.cpp:235]   --->   Operation 66 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln235" [bert_layer.cpp:235]   --->   Operation 67 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln235" [bert_layer.cpp:235]   --->   Operation 68 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [bert_layer.cpp:239]   --->   Operation 69 'load' 'mean_load' <Predicate = (!icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [bert_layer.cpp:244]   --->   Operation 70 'load' 'mean2_load' <Predicate = (!icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i8" [bert_layer.cpp:235]   --->   Operation 71 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 72 'alloca' 'i9' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln260 = store i4 0, i4 %i9" [bert_layer.cpp:260]   --->   Operation 73 'store' 'store_ln260' <Predicate = (icmp_ln235)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln260 = br void %l_j7" [bert_layer.cpp:260]   --->   Operation 74 'br' 'br_ln260' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%mean_load = load i4 %mean_addr" [bert_layer.cpp:239]   --->   Operation 75 'load' 'mean_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%mean2_load = load i4 %mean2_addr" [bert_layer.cpp:244]   --->   Operation 76 'load' 'mean2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i8_1, i10 0" [bert_layer.cpp:238]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i8_1, i8 0" [bert_layer.cpp:238]   --->   Operation 78 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i12 %tmp_31" [bert_layer.cpp:238]   --->   Operation 79 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.81ns)   --->   "%sub_ln238 = sub i14 %tmp_s, i14 %zext_ln238" [bert_layer.cpp:238]   --->   Operation 80 'sub' 'sub_ln238' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [2/2] (5.06ns)   --->   "%call_ln244 = call void @Layer_norm.1_Pipeline_l_j6, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i8_1, i32 %mean2, i32 %mean, i14 %sub_ln238, i32 %v137" [bert_layer.cpp:244]   --->   Operation 81 'call' 'call_ln244' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [bert_layer.cpp:235]   --->   Operation 82 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln244 = call void @Layer_norm.1_Pipeline_l_j6, i32 %mean2_load, i32 %mean_load, i32 %var, i4 %i8_1, i32 %mean2, i32 %mean, i14 %sub_ln238, i32 %v137" [bert_layer.cpp:244]   --->   Operation 83 'call' 'call_ln244' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln235 = br void %l_j6" [bert_layer.cpp:235]   --->   Operation 84 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.32>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%i9_1 = load i4 %i9" [bert_layer.cpp:260]   --->   Operation 85 'load' 'i9_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln260 = icmp_eq  i4 %i9_1, i4 12" [bert_layer.cpp:260]   --->   Operation 86 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_2254 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 87 'speclooptripcount' 'empty_2254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln260 = add i4 %i9_1, i4 1" [bert_layer.cpp:260]   --->   Operation 88 'add' 'add_ln260' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %l_j7.split, void %for.end96" [bert_layer.cpp:260]   --->   Operation 89 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i4 %i9_1" [bert_layer.cpp:260]   --->   Operation 90 'zext' 'zext_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr i32 %mean, i64 0, i64 %zext_ln260" [bert_layer.cpp:260]   --->   Operation 91 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln260" [bert_layer.cpp:260]   --->   Operation 92 'getelementptr' 'var_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (2.32ns)   --->   "%mean_load_1 = load i4 %mean_addr_1" [bert_layer.cpp:260]   --->   Operation 93 'load' 'mean_load_1' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 94 [2/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [bert_layer.cpp:260]   --->   Operation 94 'load' 'var_load' <Predicate = (!icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln260 = store i4 %add_ln260, i4 %i9" [bert_layer.cpp:260]   --->   Operation 95 'store' 'store_ln260' <Predicate = (!icmp_ln260)> <Delay = 1.58>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln278 = ret" [bert_layer.cpp:278]   --->   Operation 96 'ret' 'ret_ln278' <Predicate = (icmp_ln260)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.75>
ST_8 : Operation 97 [1/2] (2.32ns)   --->   "%mean_load_1 = load i4 %mean_addr_1" [bert_layer.cpp:260]   --->   Operation 97 'load' 'mean_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 98 [1/2] (2.32ns)   --->   "%var_load = load i4 %var_addr" [bert_layer.cpp:260]   --->   Operation 98 'load' 'var_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 99 [2/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [bert_layer.cpp:260]   --->   Operation 99 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 4.43>
ST_9 : Operation 100 [1/2] (4.43ns)   --->   "%conv = fpext i32 %var_load" [bert_layer.cpp:260]   --->   Operation 100 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 7.29>
ST_10 : Operation 101 [7/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 101 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.29>
ST_11 : Operation 102 [6/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 102 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.29>
ST_12 : Operation 103 [5/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 103 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 7.29>
ST_13 : Operation 104 [4/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 104 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 7.29>
ST_14 : Operation 105 [3/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 105 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.29>
ST_15 : Operation 106 [2/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 106 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.29>
ST_16 : Operation 107 [1/7] (7.29ns)   --->   "%add3 = dadd i64 %conv, i64 1e-05" [bert_layer.cpp:260]   --->   Operation 107 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 5.20>
ST_17 : Operation 108 [2/2] (5.20ns)   --->   "%v = fptrunc i64 %add3" [bert_layer.cpp:260]   --->   Operation 108 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 14> <Delay = 5.20>
ST_18 : Operation 109 [1/2] (5.20ns)   --->   "%v = fptrunc i64 %add3" [bert_layer.cpp:260]   --->   Operation 109 'fptrunc' 'v' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.23>
ST_19 : Operation 110 [16/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 110 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 16> <Delay = 6.23>
ST_20 : Operation 111 [15/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 111 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 17> <Delay = 6.23>
ST_21 : Operation 112 [14/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 112 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.23>
ST_22 : Operation 113 [13/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 113 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 19> <Delay = 6.23>
ST_23 : Operation 114 [12/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 114 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.23>
ST_24 : Operation 115 [11/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 115 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 21> <Delay = 6.23>
ST_25 : Operation 116 [10/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 116 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.23>
ST_26 : Operation 117 [9/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 117 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.23>
ST_27 : Operation 118 [8/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 118 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.23>
ST_28 : Operation 119 [7/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 119 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 25> <Delay = 6.23>
ST_29 : Operation 120 [6/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 120 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 26> <Delay = 6.23>
ST_30 : Operation 121 [5/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 121 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.23>
ST_31 : Operation 122 [4/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 122 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 28> <Delay = 6.23>
ST_32 : Operation 123 [3/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 123 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.23>
ST_33 : Operation 124 [2/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 124 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.23>
ST_34 : Operation 125 [1/16] (6.23ns)   --->   "%v1 = fsqrt i32 @llvm.sqrt.f32, i32 %v" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464]   --->   Operation 125 'fsqrt' 'v1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 31> <Delay = 6.87>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i9_1, i10 0" [bert_layer.cpp:264]   --->   Operation 126 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i9_1, i8 0" [bert_layer.cpp:264]   --->   Operation 127 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i12 %tmp_33" [bert_layer.cpp:264]   --->   Operation 128 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 129 [1/1] (1.81ns)   --->   "%sub_ln264 = sub i14 %tmp_32, i14 %zext_ln264" [bert_layer.cpp:264]   --->   Operation 129 'sub' 'sub_ln264' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 130 [2/2] (5.06ns)   --->   "%call_ln264 = call void @Layer_norm.1_Pipeline_l_j7, i24 %v264_0, i14 %sub_ln264, i32 %v137, i32 %v262, i32 %mean_load_1, i32 %v1, i32 %v263, i4 %i9_1, i24 %v264_1, i24 %v264_2, i24 %v264_3, i24 %v264_4, i24 %v264_5, i24 %v264_6, i24 %v264_7, i24 %v264_8, i24 %v264_9, i24 %v264_10, i24 %v264_11" [bert_layer.cpp:264]   --->   Operation 130 'call' 'call_ln264' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 32> <Delay = 0.00>
ST_36 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bert_layer.cpp:260]   --->   Operation 131 'specloopname' 'specloopname_ln260' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln264 = call void @Layer_norm.1_Pipeline_l_j7, i24 %v264_0, i14 %sub_ln264, i32 %v137, i32 %v262, i32 %mean_load_1, i32 %v1, i32 %v263, i4 %i9_1, i24 %v264_1, i24 %v264_2, i24 %v264_3, i24 %v264_4, i24 %v264_5, i24 %v264_6, i24 %v264_7, i24 %v264_8, i24 %v264_9, i24 %v264_10, i24 %v264_11" [bert_layer.cpp:264]   --->   Operation 132 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln260 = br void %l_j7" [bert_layer.cpp:260]   --->   Operation 133 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i8') [16]  (0 ns)
	'store' operation ('store_ln235', bert_layer.cpp:235) of constant 0 on local variable 'i8' [36]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.32ns
The critical path consists of the following:
	'load' operation ('i8', bert_layer.cpp:235) on local variable 'i8' [39]  (0 ns)
	'add' operation ('add_ln235', bert_layer.cpp:235) [42]  (1.74 ns)
	'store' operation ('store_ln235', bert_layer.cpp:235) of variable 'add_ln235', bert_layer.cpp:235 on local variable 'i8' [56]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('mean_load', bert_layer.cpp:239) on array 'mean', bert_layer.cpp:226 [53]  (2.32 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln238', bert_layer.cpp:238) [49]  (1.81 ns)
	'call' operation ('call_ln244', bert_layer.cpp:244) to 'Layer_norm.1_Pipeline_l_j6' [55]  (5.07 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.32ns
The critical path consists of the following:
	'load' operation ('i9', bert_layer.cpp:260) on local variable 'i9' [63]  (0 ns)
	'add' operation ('add_ln260', bert_layer.cpp:260) [66]  (1.74 ns)
	'store' operation ('store_ln260', bert_layer.cpp:260) of variable 'add_ln260', bert_layer.cpp:260 on local variable 'i9' [84]  (1.59 ns)

 <State 8>: 6.76ns
The critical path consists of the following:
	'load' operation ('var_load', bert_layer.cpp:260) on array 'var', bert_layer.cpp:234 [78]  (2.32 ns)
	'fpext' operation ('conv', bert_layer.cpp:260) [79]  (4.44 ns)

 <State 9>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', bert_layer.cpp:260) [79]  (4.44 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add3', bert_layer.cpp:260) [80]  (7.3 ns)

 <State 17>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('__x', bert_layer.cpp:260) [81]  (5.2 ns)

 <State 18>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('__x', bert_layer.cpp:260) [81]  (5.2 ns)

 <State 19>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 20>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 21>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 22>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 23>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 24>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 25>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 26>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 27>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 28>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 29>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 30>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 31>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 32>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 33>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 34>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('v1', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464) [82]  (6.24 ns)

 <State 35>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln264', bert_layer.cpp:264) [73]  (1.81 ns)
	'call' operation ('call_ln264', bert_layer.cpp:264) to 'Layer_norm.1_Pipeline_l_j7' [83]  (5.07 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
