
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.305 ; gain = 69.988 ; free physical = 2195 ; free virtual = 4714
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/user/fpga_projects/src/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-387] label required on module instance [/home/user/fpga_projects/src/top.v:82]
INFO: [Synth 8-638] synthesizing module 'MultiWraper' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:51]
	Parameter M bound to: 163 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-3491] module 'karatsuba_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'MULT' of component 'karatsuba_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'karatsuba_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:16]
	Parameter M bound to: 163 - type: integer 
	Parameter M bound to: 82 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult1' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:36]
INFO: [Synth 8-638] synthesizing module 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 82 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'polynom_multiplier' (2#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 81 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult2' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:40]
INFO: [Synth 8-638] synthesizing module 'polynom_multiplier__parameterized1' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 81 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'polynom_multiplier__parameterized1' (2#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 82 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult3' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'karatsuba_multiplier' (3#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:16]
	Parameter M bound to: 163 - type: integer 
	Parameter BL bound to: 63 - type: integer 
	Parameter CL bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'reduction' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:37' bound to instance 'RED' of component 'reduction' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:90]
INFO: [Synth 8-638] synthesizing module 'reduction' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:51]
	Parameter M bound to: 163 - type: integer 
	Parameter BL bound to: 63 - type: integer 
	Parameter CL bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduction' (4#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MultiWraper' (5#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:51]
INFO: [Synth 8-638] synthesizing module 'uart_txrx' [/home/user/fpga_projects/src/uart_txrx.v:22]
INFO: [Synth 8-638] synthesizing module 'rs232_rx' [/home/user/fpga_projects/src/rs232_rx.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter PARITY bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'rs232_rx' (6#1) [/home/user/fpga_projects/src/rs232_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'rs232_tx' [/home/user/fpga_projects/src/rs232_tx.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter PAUSE bound to: 3'b001 
	Parameter TRIGGER bound to: 3'b010 
	Parameter LOAD_PARITY bound to: 3'b011 
	Parameter START bound to: 3'b100 
	Parameter DATA bound to: 3'b101 
	Parameter PARITY bound to: 3'b110 
	Parameter STOP bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/fpga_projects/src/rs232_tx.v:54]
INFO: [Synth 8-256] done synthesizing module 'rs232_tx' (7#1) [/home/user/fpga_projects/src/rs232_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/uart_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (8#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/uart_fifo_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'din' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:77]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:80]
WARNING: [Synth 8-689] width (8) of port connection 'din' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:89]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:92]
INFO: [Synth 8-256] done synthesizing module 'uart_txrx' (9#1) [/home/user/fpga_projects/src/uart_txrx.v:22]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (10#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/fpga_projects/src/top.v:135]
WARNING: [Synth 8-6014] Unused sequential element cmd_reg was removed.  [/home/user/fpga_projects/src/top.v:145]
WARNING: [Synth 8-6014] Unused sequential element cmd_strb_reg was removed.  [/home/user/fpga_projects/src/top.v:145]
WARNING: [Synth 8-6014] Unused sequential element get_reg was removed.  [/home/user/fpga_projects/src/top.v:151]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [/home/user/fpga_projects/src/top.v:23]
WARNING: [Synth 8-3331] design reduction has unconnected port RSTN
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[224]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[223]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[222]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[221]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[220]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[219]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[218]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[217]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[216]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[215]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[214]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[213]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[212]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[211]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[210]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[209]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[208]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[207]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[206]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[205]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[204]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[203]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[202]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[201]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[200]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[199]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[198]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[197]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[196]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[195]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[194]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[193]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[192]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[191]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[190]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[189]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[126]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[125]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[124]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[123]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[122]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[121]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[120]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[119]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[118]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[117]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[116]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[115]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[114]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[113]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[112]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[111]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[110]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[109]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[108]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[107]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[106]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[105]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[104]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[103]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[102]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[101]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[100]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[99]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[98]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[97]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[96]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[95]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[94]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[93]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[92]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[91]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[90]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[89]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[88]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[87]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[86]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[85]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[84]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[83]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[82]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[81]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[80]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[79]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[78]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[77]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[76]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[75]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[74]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[73]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[72]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[71]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[70]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[69]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[68]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[67]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[66]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[65]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[64]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1509.086 ; gain = 396.770 ; free physical = 2204 ; free virtual = 4726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1509.086 ; gain = 396.770 ; free physical = 2183 ; free virtual = 4705
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/tx_fifo'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/tx_fifo'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/rx_fifo'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/rx_fifo'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp11/microblaze_mcs_0_in_context.xdc] for cell 'microblaze_mcs_0'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-14748-vivado/dcp11/microblaze_mcs_0_in_context.xdc] for cell 'microblaze_mcs_0'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1866.297 ; gain = 26.000 ; free physical = 2204 ; free virtual = 4726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1866.297 ; gain = 753.980 ; free physical = 2245 ; free virtual = 4768
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5545] ROM "A" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'baud_tick_enable_reg' into 'busy_reg' [/home/user/fpga_projects/src/rs232_rx.v:60]
WARNING: [Synth 8-6014] Unused sequential element baud_tick_enable_reg was removed.  [/home/user/fpga_projects/src/rs232_rx.v:60]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs232_tx'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_freeze" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "baud_tick_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parity" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mcs_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_ecc_core" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_strobe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_strobe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_0_red" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_PARITY |                            00010 |                              011
                   START |                            00100 |                              100
                    DATA |                            01000 |                              101
                    STOP |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rs232_tx'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1661 ; free virtual = 4184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |polynom_multiplier        |           2|     20172|
|2     |karatsuba_multiplier__GC0 |           1|     21390|
|3     |MultiWraper__GC0          |           1|      6786|
|4     |top__GC0                  |           1|      9055|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 449   
	   3 Input      1 Bit         XORs := 194   
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  13 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 6     
	  15 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 6     
	  18 Input      1 Bit         XORs := 6     
	  19 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 6     
	  21 Input      1 Bit         XORs := 6     
	  22 Input      1 Bit         XORs := 6     
	  23 Input      1 Bit         XORs := 6     
	  24 Input      1 Bit         XORs := 6     
	  25 Input      1 Bit         XORs := 6     
	  26 Input      1 Bit         XORs := 6     
	  27 Input      1 Bit         XORs := 6     
	  28 Input      1 Bit         XORs := 6     
	  29 Input      1 Bit         XORs := 6     
	  30 Input      1 Bit         XORs := 6     
	  31 Input      1 Bit         XORs := 6     
	  32 Input      1 Bit         XORs := 6     
	  33 Input      1 Bit         XORs := 6     
	  34 Input      1 Bit         XORs := 6     
	  35 Input      1 Bit         XORs := 6     
	  36 Input      1 Bit         XORs := 6     
	  37 Input      1 Bit         XORs := 6     
	  38 Input      1 Bit         XORs := 6     
	  39 Input      1 Bit         XORs := 6     
	  40 Input      1 Bit         XORs := 6     
	  41 Input      1 Bit         XORs := 6     
	  42 Input      1 Bit         XORs := 6     
	  43 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 6     
	  45 Input      1 Bit         XORs := 6     
	  46 Input      1 Bit         XORs := 6     
	  47 Input      1 Bit         XORs := 6     
	  48 Input      1 Bit         XORs := 6     
	  49 Input      1 Bit         XORs := 6     
	  50 Input      1 Bit         XORs := 6     
	  51 Input      1 Bit         XORs := 6     
	  52 Input      1 Bit         XORs := 6     
	  53 Input      1 Bit         XORs := 6     
	  54 Input      1 Bit         XORs := 6     
	  55 Input      1 Bit         XORs := 6     
	  56 Input      1 Bit         XORs := 6     
	  57 Input      1 Bit         XORs := 6     
	  58 Input      1 Bit         XORs := 6     
	  59 Input      1 Bit         XORs := 6     
	  60 Input      1 Bit         XORs := 6     
	  61 Input      1 Bit         XORs := 6     
	  62 Input      1 Bit         XORs := 6     
	  63 Input      1 Bit         XORs := 6     
	  64 Input      1 Bit         XORs := 6     
	  65 Input      1 Bit         XORs := 6     
	  66 Input      1 Bit         XORs := 6     
	  67 Input      1 Bit         XORs := 6     
	  68 Input      1 Bit         XORs := 6     
	  69 Input      1 Bit         XORs := 6     
	  70 Input      1 Bit         XORs := 6     
	  71 Input      1 Bit         XORs := 6     
	  72 Input      1 Bit         XORs := 6     
	  73 Input      1 Bit         XORs := 6     
	  74 Input      1 Bit         XORs := 6     
	  75 Input      1 Bit         XORs := 6     
	  76 Input      1 Bit         XORs := 6     
	  77 Input      1 Bit         XORs := 6     
	  78 Input      1 Bit         XORs := 6     
	  79 Input      1 Bit         XORs := 6     
	  80 Input      1 Bit         XORs := 6     
	  81 Input      1 Bit         XORs := 5     
	  82 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	              325 Bit    Registers := 2     
	              163 Bit    Registers := 332   
	              161 Bit    Registers := 162   
	               82 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    163 Bit        Muxes := 1     
	   7 Input    163 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 12    
Module polynom_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 2     
	  36 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 2     
	  40 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  42 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 2     
	  44 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 2     
	  47 Input      1 Bit         XORs := 2     
	  48 Input      1 Bit         XORs := 2     
	  49 Input      1 Bit         XORs := 2     
	  50 Input      1 Bit         XORs := 2     
	  51 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 2     
	  56 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  58 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  61 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 2     
	  64 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 2     
	  66 Input      1 Bit         XORs := 2     
	  67 Input      1 Bit         XORs := 2     
	  68 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 2     
	  70 Input      1 Bit         XORs := 2     
	  71 Input      1 Bit         XORs := 2     
	  72 Input      1 Bit         XORs := 2     
	  73 Input      1 Bit         XORs := 2     
	  74 Input      1 Bit         XORs := 2     
	  75 Input      1 Bit         XORs := 2     
	  76 Input      1 Bit         XORs := 2     
	  77 Input      1 Bit         XORs := 2     
	  78 Input      1 Bit         XORs := 2     
	  79 Input      1 Bit         XORs := 2     
	  80 Input      1 Bit         XORs := 2     
	  81 Input      1 Bit         XORs := 2     
	  82 Input      1 Bit         XORs := 1     
+---Registers : 
	              163 Bit    Registers := 164   
Module polynom_multiplier__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 2     
	  36 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 2     
	  40 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  42 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 2     
	  44 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 2     
	  47 Input      1 Bit         XORs := 2     
	  48 Input      1 Bit         XORs := 2     
	  49 Input      1 Bit         XORs := 2     
	  50 Input      1 Bit         XORs := 2     
	  51 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 2     
	  56 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  58 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  61 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 2     
	  64 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 2     
	  66 Input      1 Bit         XORs := 2     
	  67 Input      1 Bit         XORs := 2     
	  68 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 2     
	  70 Input      1 Bit         XORs := 2     
	  71 Input      1 Bit         XORs := 2     
	  72 Input      1 Bit         XORs := 2     
	  73 Input      1 Bit         XORs := 2     
	  74 Input      1 Bit         XORs := 2     
	  75 Input      1 Bit         XORs := 2     
	  76 Input      1 Bit         XORs := 2     
	  77 Input      1 Bit         XORs := 2     
	  78 Input      1 Bit         XORs := 2     
	  79 Input      1 Bit         XORs := 2     
	  80 Input      1 Bit         XORs := 2     
	  81 Input      1 Bit         XORs := 1     
+---Registers : 
	              161 Bit    Registers := 162   
Module karatsuba_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 245   
	   3 Input      1 Bit         XORs := 161   
+---Registers : 
	              325 Bit    Registers := 2     
	               82 Bit    Registers := 2     
Module reduction 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 198   
	   3 Input      1 Bit         XORs := 27    
+---Registers : 
	              163 Bit    Registers := 2     
Module MultiWraper 
Detailed RTL Component Info : 
+---Registers : 
	              163 Bit    Registers := 2     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 1     
	   7 Input    163 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module rs232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module rs232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart_tx/trigger_start_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:58]
WARNING: [Synth 8-6014] Unused sequential element uart_tx/busy_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:62]
WARNING: [Synth 8-3332] Sequential element (T_1_reg[35]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[34]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[33]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[32]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[31]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[30]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[29]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[28]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[27]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[26]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[25]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[24]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[23]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[22]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[21]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[20]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[19]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[18]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[17]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[16]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[15]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[14]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[13]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[12]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[11]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[10]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[9]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[8]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[7]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[6]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[5]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[4]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[3]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[2]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[1]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (T_1_reg[0]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (uart_tx/parity_reg) is unused and will be removed from module uart_txrx.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][25]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][24]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][23]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][22]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][21]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][20]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][19]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][18]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][17]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][16]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][15]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][14]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][13]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][12]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][11]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][10]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][9]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][8]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][7]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][6]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][5]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][4]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][3]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][2]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][1]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[25][0]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][26]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][25]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][24]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][23]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][22]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][21]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][20]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][19]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][18]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][17]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][16]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][15]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][14]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][13]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][12]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][11]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][10]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][9]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][8]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][7]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][6]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][5]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][4]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][3]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][2]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][1]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[26][0]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][27]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][26]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][25]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][24]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][23]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][22]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][21]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][20]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][19]) is unused and will be removed from module polynom_multiplier__parameterized1.
WARNING: [Synth 8-3332] Sequential element (a_by_b_reg[27][18]) is unused and will be removed from module polynom_multiplier__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:03:00 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1580 ; free virtual = 4103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |polynom_multiplier        |           1|     12171|
|2     |karatsuba_multiplier__GC0 |           1|     17537|
|3     |MultiWraper__GC0          |           1|      2867|
|4     |top__GC0                  |           1|       730|
|5     |polynom_multiplier__1     |           1|     11658|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_50mhz' to pin 'clk_wiz_0/bbstub_clk_50mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:03:08 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1459 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1454 ; free virtual = 3977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |polynom_multiplier        |           1|     12171|
|2     |karatsuba_multiplier__GC0 |           1|     17537|
|3     |polynom_multiplier__1     |           1|     11658|
|4     |top_GT0                   |           1|      3524|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:21 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1515 ; free virtual = 4038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[54] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[54]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[53] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[53]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[52] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[52]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[51] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[51]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[50] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[50]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[49] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[49]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[48] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[48]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[47] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[47]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[46] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[46]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[45] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[45]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[44] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[44]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[43] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[43]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[42] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[42]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[41] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[41]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[40] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[40]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[39] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[39]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[38] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[38]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[37] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[37]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[36] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[36]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[35] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[35]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[34] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[34]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[33] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[33]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[32] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[32]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[31] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[31]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[30] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[30]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[29] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[29]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[28] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[28]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[27] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[27]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[26] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[26]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[25] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[25]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[24] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[24]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[23] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[23]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[22] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[22]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[21] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[21]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[20] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[20]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[19] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[19]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[18] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[18]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[17] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[17]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[16] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[16]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[15] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[15]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[14] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[14]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[13] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[13]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[12] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[12]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[11] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[11]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[10] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[10]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[9] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[9]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[8] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[8]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[7] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[7]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[6] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[6]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[5] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[5]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[4] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[4]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[3] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[3]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[2] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[2]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[1] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[1]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[0] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:23 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1515 ; free virtual = 4038
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:23 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1515 ; free virtual = 4038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1516 ; free virtual = 4039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1516 ; free virtual = 4039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1517 ; free virtual = 4040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1517 ; free virtual = 4040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | nolabel_line82/MULT/d_reg[306] | 3      | 36    | NO           | NO                 | YES               | 36     | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |microblaze_mcs_0 |         1|
|3     |uart_fifo        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |microblaze_mcs_0 |     1|
|3     |uart_fifo        |     1|
|4     |uart_fifo__1     |     1|
|5     |CARRY4           |     3|
|6     |LUT1             |   402|
|7     |LUT2             |   392|
|8     |LUT3             |   233|
|9     |LUT4             |   381|
|10    |LUT5             |   217|
|11    |LUT6             |  2475|
|12    |SRL16E           |    36|
|13    |FDRE             | 15173|
|14    |FDSE             |    40|
|15    |IBUF             |     1|
|16    |OBUF             |    10|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------------------+------+
|      |Instance         |Module                             |Cells |
+------+-----------------+-----------------------------------+------+
|1     |top              |                                   | 19476|
|2     |  nolabel_line82 |MultiWraper                        | 18994|
|3     |    MULT         |karatsuba_multiplier               | 17719|
|4     |      mult1      |polynom_multiplier                 |  5101|
|5     |      mult2      |polynom_multiplier__parameterized1 |  6804|
|6     |      mult3      |polynom_multiplier_0               |  4803|
|7     |    RED          |reduction                          |   552|
|8     |  uart_txrx      |uart_txrx                          |   213|
|9     |    uart_rx      |rs232_rx                           |    68|
|10    |    uart_tx      |rs232_tx                           |    91|
+------+-----------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 1517 ; free virtual = 4040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6980 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:12 . Memory (MB): peak = 1870.215 ; gain = 400.688 ; free physical = 2641 ; free virtual = 5164
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 1870.215 ; gain = 757.898 ; free physical = 2642 ; free virtual = 5165
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

127 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:03:31 . Memory (MB): peak = 1874.301 ; gain = 774.578 ; free physical = 2246 ; free virtual = 4769
INFO: [Common 17-1381] The checkpoint '/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1898.312 ; gain = 0.000 ; free physical = 2245 ; free virtual = 4769
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 16:13:14 2017...
