// Seed: 824101353
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri  id_3
);
  generate
    wire id_5;
    ;
  endgenerate
  parameter id_6 = 1;
  assign module_1.id_5 = 0;
  wire  id_7 = 1 * -1 - -1;
  logic id_8;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri id_2,
    output uwire id_3,
    output wand id_4,
    output supply0 id_5
    , id_10,
    input wire id_6,
    output tri1 id_7,
    output tri0 id_8
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6
  );
endmodule
