<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: top_verichip4.verichip4.verichip4_cov::bus_interface</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : top_verichip4.verichip4.verichip4_cov::bus_interface<img src="ex.gif" class="icon"></center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('top_verichip4.verichip4.verichip4_cov::bus_interface')">top_verichip4.verichip4.verichip4_cov::bus_interface<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4_cov.sv')">/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4_cov.sv</a><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   top_verichip4.verichip4.verichip4_cov::bus_interface<img src="ex.gif" class="icon">
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_top_verichip4.verichip4.verichip4_cov::bus_interface" >Variables</a></td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">23</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_top_verichip4.verichip4.verichip4_cov::bus_interface" >Crosses</a></td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_top_verichip4.verichip4.verichip4_cov::bus_interface">Variables for Group  top_verichip4.verichip4.verichip4_cov::bus_interface<img src="ex.gif" class="icon">
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_cs"  onclick="checkLink(this)" target="detailFrame">cp_cs</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_rw"  onclick="checkLink(this)" target="detailFrame">cp_rw</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_bytes"  onclick="checkLink(this)" target="detailFrame">cp_bytes</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_data_in"  onclick="checkLink(this)" target="detailFrame">cp_data_in</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_address"  onclick="checkLink(this)" target="detailFrame">cp_address</a></td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_top_verichip4.verichip4.verichip4_cov::bus_interface">Crosses for Group  top_verichip4.verichip4.verichip4_cov::bus_interface<img src="ex.gif" class="icon">
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_be"  onclick="checkLink(this)" target="detailFrame">cx_cs_rw_be</a></td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_add"  onclick="checkLink(this)" target="detailFrame">cx_cs_rw_add</a></td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_cs"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_cs">Summary for Variable cp_cs</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_cs</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>selected</td>
<td class="rt">3524</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td class="rt">282</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_rw"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_rw">Summary for Variable cp_rw</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rw</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>read</td>
<td class="rt">3156</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>write</td>
<td class="rt">650</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_bytes"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_bytes">Summary for Variable cp_bytes</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_bytes</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>both</td>
<td class="rt">3484</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>byte1</td>
<td class="rt">27</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>byte0</td>
<td class="rt">30</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>neither</td>
<td class="rt">265</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_data_in"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_data_in">Summary for Variable cp_data_in</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_data_in</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>bin7</td>
<td class="rt">44</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin6</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin5</td>
<td class="rt">33</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin4</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin3</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin2</td>
<td class="rt">42</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>bin0</td>
<td class="rt">229</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_address"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_address">Summary for Variable cp_address</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_address</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>alu</td>
<td class="rt">617</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>rgt</td>
<td class="rt">772</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>lft</td>
<td class="rt">1071</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>con</td>
<td class="rt">20</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>cmd</td>
<td class="rt">225</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>sta</td>
<td class="rt">806</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>ver</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_be"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_be">Summary for Cross cx_cs_rw_be</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_cs cp_rw cp_bytes<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cx_cs_rw_be</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">cp_cs</td><td nowrap width=40 class="alfsrt">cp_rw</td><td class="alfsrt">cp_bytes</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>byte1</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>both</td>
<td class="rt">2840</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>byte0</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>neither</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>byte1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>both</td>
<td class="rt">609</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>byte0</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>neither</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>read</td>
<td>byte1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>read</td>
<td>both</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>read</td>
<td>byte0</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>read</td>
<td>neither</td>
<td class="rt">240</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>write</td>
<td>byte1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>write</td>
<td>both</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>write</td>
<td>neither</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>not_selected</td>
<td>write</td>
<td>byte0</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_add"></a><span class="repname" id="inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_add">Summary for Cross cx_cs_rw_add</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_cs cp_rw cp_address<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cx_cs_rw_add</span>
<br clear=all>
<br clear=all>
<span class=repname>Element holes</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">cp_cs</td><td nowrap width=40 class="alfsrt">cp_rw</td><td class="alfsrt">cp_address</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td><td class="alfsrt">STATUS</td><td class="alfsrt">EXCLUDE ANNOTATION</td></tr><tr class="wht">
<td>[not_selected]</td>
<td align=center>*</td>
<td align=center>*</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">14</td>
<td>Excluded</td>
<td>When chip_select is 0, we cannot access any of the registers for read/write based on how verichip is designed. </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td nowrap width=40 class="alfsrt">cp_cs</td><td nowrap width=40 class="alfsrt">cp_rw</td><td class="alfsrt">cp_address</td><td>COUNT</td><td>AT LEAST</td><td class="alfsrt">STATUS</td></tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>ver</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>con</td>
<td class="rt">14</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>sta</td>
<td class="rt">804</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>lft</td>
<td class="rt">826</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>cmd</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>alu</td>
<td class="rt">616</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>read</td>
<td>rgt</td>
<td class="rt">616</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>con</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>ver</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>sta</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>lft</td>
<td class="rt">245</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>alu</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>rgt</td>
<td class="rt">156</td>
<td class="rt">1</td>
<td></td>
</tr><tr class="s10">
<td>selected</td>
<td>write</td>
<td>cmd</td>
<td class="rt">223</td>
<td class="rt">1</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_cs">Variable : cp_cs</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_rw">Variable : cp_rw</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_bytes">Variable : cp_bytes</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_data_in">Variable : cp_data_in</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cp_address">Variable : cp_address</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_be">Cross : cx_cs_rw_be</a>    </li>
    <li>
      <a href="#inst_tag_top_verichip4.verichip4.verichip4_cov::bus_interface.cx_cs_rw_add">Cross : cx_cs_rw_add</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
