--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/paul/Software/Xilinx_ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" 
derived from  NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;  multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11782 paths analyzed, 1687 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.735ns.
--------------------------------------------------------------------------------

Paths for end point LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit (SLICE_X21Y14.CIN), 343 paths
--------------------------------------------------------------------------------
Slack (setup path):     156.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.228 - 0.273)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.X       Treg                  3.082   LED_DRIVER_UART/rx_data<7>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl
    SLICE_X18Y10.BX      net (fanout=6)        1.440   LED_DRIVER_UART/rx_data<7>
    SLICE_X18Y10.X       Tbxx                  0.705   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.704   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].upper_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (7.071ns logic, 2.619ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.228 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.X       Treg                  3.082   LED_DRIVER_UART/rx_data<4>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl
    SLICE_X18Y10.G3      net (fanout=6)        0.773   LED_DRIVER_UART/rx_data<4>
    SLICE_X18Y10.X       Tif5x                 0.853   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3_F
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.704   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].upper_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.171ns (7.219ns logic, 1.952ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.077ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.228 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.Y       Treg                  3.097   LED_DRIVER_UART/rx_data<6>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[6].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl
    SLICE_X18Y11.F4      net (fanout=9)        1.010   LED_DRIVER_UART/rx_data<1>
    SLICE_X18Y11.X       Tilo                  0.601   N54
                                                       LED_DRIVER_UART/current_state_cmp_eq00011_SW0
    SLICE_X18Y12.F3      net (fanout=1)        0.265   N54
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.704   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].upper_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.077ns (6.982ns logic, 2.095ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit (SLICE_X21Y13.BX), 113 paths
--------------------------------------------------------------------------------
Slack (setup path):     156.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.230 - 0.273)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.X       Treg                  3.082   LED_DRIVER_UART/rx_data<7>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl
    SLICE_X18Y10.BX      net (fanout=6)        1.440   LED_DRIVER_UART/rx_data<7>
    SLICE_X18Y10.X       Tbxx                  0.705   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.CLK     Tdick                 1.425   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.649ns (7.030ns logic, 2.619ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.130ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.230 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.X       Treg                  3.082   LED_DRIVER_UART/rx_data<4>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl
    SLICE_X18Y10.G3      net (fanout=6)        0.773   LED_DRIVER_UART/rx_data<4>
    SLICE_X18Y10.X       Tif5x                 0.853   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3_F
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.CLK     Tdick                 1.425   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (7.178ns logic, 1.952ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.036ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.230 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.Y       Treg                  3.097   LED_DRIVER_UART/rx_data<6>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[6].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl
    SLICE_X18Y11.F4      net (fanout=9)        1.010   LED_DRIVER_UART/rx_data<1>
    SLICE_X18Y11.X       Tilo                  0.601   N54
                                                       LED_DRIVER_UART/current_state_cmp_eq00011_SW0
    SLICE_X18Y12.F3      net (fanout=1)        0.265   N54
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.CLK     Tdick                 1.425   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (6.941ns logic, 2.095ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit (SLICE_X21Y14.CIN), 343 paths
--------------------------------------------------------------------------------
Slack (setup path):     157.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      9.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.228 - 0.273)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.X       Treg                  3.082   LED_DRIVER_UART/rx_data<7>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[7].data_srl
    SLICE_X18Y10.BX      net (fanout=6)        1.440   LED_DRIVER_UART/rx_data<7>
    SLICE_X18Y10.X       Tbxx                  0.705   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.529   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      9.515ns (6.896ns logic, 2.619ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.996ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.228 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.X       Treg                  3.082   LED_DRIVER_UART/rx_data<4>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl
    SLICE_X18Y10.G3      net (fanout=6)        0.773   LED_DRIVER_UART/rx_data<4>
    SLICE_X18Y10.X       Tif5x                 0.853   N59
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3_F
                                                       LED_DRIVER_UART/current_state_cmp_eq00001_SW3
    SLICE_X18Y12.F1      net (fanout=1)        0.359   N59
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.529   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (7.044ns logic, 1.952ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     157.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl (FF)
  Destination:          LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.228 - 0.274)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.Y       Treg                  3.097   LED_DRIVER_UART/rx_data<6>
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[6].data_srl.CE
                                                       LED_DRIVER_UART/receive/buf/data_width_loop[1].data_srl
    SLICE_X18Y11.F4      net (fanout=9)        1.010   LED_DRIVER_UART/rx_data<1>
    SLICE_X18Y11.X       Tilo                  0.601   N54
                                                       LED_DRIVER_UART/current_state_cmp_eq00011_SW0
    SLICE_X18Y12.F3      net (fanout=1)        0.265   N54
    SLICE_X18Y12.X       Tilo                  0.601   LED_DRIVER_UART/read_from_uart13
                                                       LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.G2      net (fanout=1)        0.351   LED_DRIVER_UART/read_from_uart13
    SLICE_X20Y12.Y       Tilo                  0.616   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/read_from_uart35
    SLICE_X20Y12.F4      net (fanout=6)        0.098   LED_DRIVER_UART/read_from_uart
    SLICE_X20Y12.X       Tilo                  0.601   LED_DRIVER_UART/receive/buf/valid_write
                                                       LED_DRIVER_UART/receive/buf/valid_lut
    SLICE_X21Y13.BX      net (fanout=5)        0.371   LED_DRIVER_UART/receive/buf/valid_write
    SLICE_X21Y13.COUT    Tbxcy                 0.762   LED_DRIVER_UART/receive/buf/pointer<0>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   LED_DRIVER_UART/receive/buf/count_carry<1>
    SLICE_X21Y14.CLK     Tcinck                0.529   LED_DRIVER_UART/receive/buf/pointer<2>
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_xor
                                                       LED_DRIVER_UART/receive/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.902ns (6.807ns logic, 2.095ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" derived from
 NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 nS 

--------------------------------------------------------------------------------

Paths for end point UART/rx_counter_led_uart/kcuart/valid_loop[8].msbs.delay16_srl (SLICE_X0Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/rx_counter_led_uart/kcuart/valid_loop[7].data_reg (FF)
  Destination:          UART/rx_counter_led_uart/kcuart/valid_loop[8].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.085 - 0.075)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/rx_counter_led_uart/kcuart/valid_loop[7].data_reg to UART/rx_counter_led_uart/kcuart/valid_loop[8].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.XQ       Tcko                  0.417   UART/rx_counter_led_uart/kcuart/valid_reg_delay<7>
                                                       UART/rx_counter_led_uart/kcuart/valid_loop[7].data_reg
    SLICE_X0Y27.BY       net (fanout=1)        0.282   UART/rx_counter_led_uart/kcuart/valid_reg_delay<7>
    SLICE_X0Y27.CLK      Tdh         (-Th)     0.130   UART/rx_counter_led_uart/kcuart/valid_reg_delay<8>
                                                       UART/rx_counter_led_uart/kcuart/valid_loop[8].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.287ns logic, 0.282ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point UART/rx_user_uart/kcuart/valid_loop[8].msbs.delay16_srl (SLICE_X4Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/rx_user_uart/kcuart/valid_loop[7].data_reg (FF)
  Destination:          UART/rx_user_uart/kcuart/valid_loop[8].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/rx_user_uart/kcuart/valid_loop[7].data_reg to UART/rx_user_uart/kcuart/valid_loop[8].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.XQ       Tcko                  0.417   UART/rx_user_uart/kcuart/valid_reg_delay<7>
                                                       UART/rx_user_uart/kcuart/valid_loop[7].data_reg
    SLICE_X4Y28.BY       net (fanout=1)        0.282   UART/rx_user_uart/kcuart/valid_reg_delay<7>
    SLICE_X4Y28.CLK      Tdh         (-Th)     0.130   UART/rx_user_uart/kcuart/valid_reg_delay<8>
                                                       UART/rx_user_uart/kcuart/valid_loop[8].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.287ns logic, 0.282ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point UART/rx_counter_led_uart/buf/data_width_loop[7].data_srl (SLICE_X2Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/rx_counter_led_uart/kcuart/data_loop[7].data_reg (FF)
  Destination:          UART/rx_counter_led_uart/buf/data_width_loop[7].data_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.282 - 0.232)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/rx_counter_led_uart/kcuart/data_loop[7].data_reg to UART/rx_counter_led_uart/buf/data_width_loop[7].data_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.XQ       Tcko                  0.417   UART/rx_counter_led_uart/uart_data_out<7>
                                                       UART/rx_counter_led_uart/kcuart/data_loop[7].data_reg
    SLICE_X2Y12.BX       net (fanout=2)        0.346   UART/rx_counter_led_uart/uart_data_out<7>
    SLICE_X2Y12.CLK      Tdh         (-Th)     0.152   UART/rx_data_counter_led<7>
                                                       UART/rx_counter_led_uart/buf/data_width_loop[7].data_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.265ns logic, 0.346ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" derived from
 NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 nS 

--------------------------------------------------------------------------------
Slack: 161.319ns (period - min period limit)
  Period: 166.666ns
  Min period limit: 5.347ns (187.021MHz) ()
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKDV
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 163.903ns (period - min period limit)
  Period: 166.666ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: UART/program_rom/ram_1024_x_18/CLKA
  Logical resource: UART/program_rom/ram_1024_x_18/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_slow
--------------------------------------------------------------------------------
Slack: 165.338ns (period - (min low pulse limit / (low pulse / period)))
  Period: 166.666ns
  Low pulse: 83.333ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: UART/processor/store_data<4>/CLK
  Logical resource: UART/processor/store_loop[4].store_flop/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_slow
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG|     83.333ns|     20.000ns|      4.867ns|            0|            0|            0|        11782|
| CLOCK_DIVIDE_BY_TWO/CLKDV_BUF |    166.667ns|      9.735ns|          N/A|            0|            0|        11782|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.735|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11782 paths, 0 nets, and 2226 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 19 00:39:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



