vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte01/FlipFlopD.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte01/FlipFlopDSim.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte01/FlipFlopD_Demo.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte01/db/FlipFlopD_Demo.cbx.xml
design_name = flipflopd
instance = comp, \q~output\, q~output, flipflopd, 1
instance = comp, \clk~input\, clk~input, flipflopd, 1
instance = comp, \d~input\, d~input, flipflopd, 1
instance = comp, \set~input\, set~input, flipflopd, 1
instance = comp, \reset~input\, reset~input, flipflopd, 1
instance = comp, \q~0\, q~0, flipflopd, 1
instance = comp, \q~reg0\, q~reg0, flipflopd, 1
