<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>depthwise</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.912</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2229</Best-caseLatency>
<Average-caseLatency>5604</Average-caseLatency>
<Worst-caseLatency>11679</Worst-caseLatency>
<Best-caseRealTimeLatency>22.290 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>56.040 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.117 ms</Worst-caseRealTimeLatency>
<Interval-min>2230</Interval-min>
<Interval-max>11680</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<SaveDWKernelNLOOP>
<TripCount>3</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>600</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<SaveDWKernelYLOOP>
<TripCount>3</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>180</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<SaveDWKernelXLOOP>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</SaveDWKernelXLOOP>
</SaveDWKernelYLOOP>
</SaveDWKernelNLOOP>
<SaveMapYLOOP>
<TripCount>3</TripCount>
<Latency>156</Latency>
<AbsoluteTimeLatency>1560</AbsoluteTimeLatency>
<IterationLatency>52</IterationLatency>
<SaveMapXLOOP>
<TripCount>5</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>500</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<SaveMapNLOOP>
<TripCount>3</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</SaveMapNLOOP>
</SaveMapXLOOP>
</SaveMapYLOOP>
<DWOutYLOOP>
<TripCount>5</TripCount>
<Latency>
<range>
<min>2010</min>
<max>11460</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>20100</min>
<max>114600</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>402</min>
<max>2292</max>
</range>
</IterationLatency>
<DWOutXLOOP>
<TripCount>5</TripCount>
<Latency>
<range>
<min>400</min>
<max>2290</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4000</min>
<max>22900</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>80</min>
<max>458</max>
</range>
</IterationLatency>
<DWChannelLOOP>
<TripCount>3</TripCount>
<Latency>
<range>
<min>78</min>
<max>456</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>780</min>
<max>4560</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>26</min>
<max>152</max>
</range>
</IterationLatency>
<DWKernelYLOOP>
<TripCount>3</TripCount>
<Latency>
<range>
<min>24</min>
<max>150</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>240</min>
<max>1500</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>50</max>
</range>
</IterationLatency>
<DWKernelXLOOP>
<TripCount>3</TripCount>
<Latency>
<range>
<min>6</min>
<max>48</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>60</min>
<max>480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>16</max>
</range>
</IterationLatency>
</DWKernelXLOOP>
</DWKernelYLOOP>
</DWChannelLOOP>
</DWOutXLOOP>
</DWOutYLOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>68</BRAM_18K>
<DSP>6</DSP>
<FF>2054</FF>
<LUT>2043</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>depthwise</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>depthwise</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>strm_in_TDATA</name>
<Object>strm_in_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TVALID</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TREADY</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TLAST</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TKEEP</name>
<Object>strm_in_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TSTRB</name>
<Object>strm_in_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TDATA</name>
<Object>strm_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TVALID</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TREADY</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TLAST</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TKEEP</name>
<Object>strm_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TSTRB</name>
<Object>strm_out_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelN</name>
<Object>kernelN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelSize</name>
<Object>kernelSize</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeX</name>
<Object>mapSizeX</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeY</name>
<Object>mapSizeY</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>relu</name>
<Object>relu</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
