;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	JMZ 0, #-404
	JMZ 0, #-404
	CMP -207, <-120
	MOV @-127, 100
	SLT 12, @10
	ADD <-30, 9
	SUB @121, 106
	MOV -7, <-20
	ADD #270, <1
	SUB -207, <-120
	SUB -207, <-120
	JMZ 110, 9
	ADD -1, <20
	DJN -1, @-20
	ADD <-30, 9
	DJN 110, 9
	DJN 110, 9
	JMP -1, @-20
	ADD #270, <1
	MOV @121, 106
	SUB #72, @201
	ADD <-30, 9
	SUB 12, @10
	ADD <-30, 9
	SUB @121, 106
	ADD #270, <0
	MOV -1, <-20
	DAT #200, <0
	DJN 110, 9
	CMP -207, <-120
	SPL -207, @-520
	DJN 110, 9
	DJN 110, 9
	JMN 0, #-404
	JMN 0, #-404
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	ADD 210, 60
	CMP -207, <-120
	MOV -7, <-20
