Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: ProjLab01.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProjLab01.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProjLab01"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ProjLab01
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/ProjLab01 is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd".
WARNING:HDLParsers:3607 - Unit work/ProjLab01/Structural is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU_Toplevel is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU_Toplevel/Structural is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd".
WARNING:HDLParsers:3607 - Unit work/DATA_CTL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/DATA_CTL/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/DC_CTL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/DC_CTL/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/EX_MEM_CTL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/EX_MEM_CTL/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/IMSEL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd".
WARNING:HDLParsers:3607 - Unit work/IMSEL/Dataflow is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd".
WARNING:HDLParsers:3607 - Unit work/Instruction_Memory_TL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd".
WARNING:HDLParsers:3607 - Unit work/Instruction_Memory_TL/Structural is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd".
WARNING:HDLParsers:3607 - Unit work/PipelineRegisters is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
WARNING:HDLParsers:3607 - Unit work/PipelineRegisters/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
WARNING:HDLParsers:3607 - Unit work/RegisterBank is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd".
WARNING:HDLParsers:3607 - Unit work/RegisterBank/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd".
WARNING:HDLParsers:3607 - Unit work/REG_CTL is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/REG_CTL/Dataflow is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd".
WARNING:HDLParsers:3607 - Unit work/Shadow_IMM_Add is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd".
WARNING:HDLParsers:3607 - Unit work/Shadow_IMM_Add/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd".
WARNING:HDLParsers:3607 - Unit work/Shadow_Reg is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd".
WARNING:HDLParsers:3607 - Unit work/Shadow_Reg/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd".
WARNING:HDLParsers:3607 - Unit work/ADR_LATCH is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd".
WARNING:HDLParsers:3607 - Unit work/ADR_LATCH/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd".
WARNING:HDLParsers:3607 - Unit work/arith_unit is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/arith_unit/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/Instr_Mem is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd".
WARNING:HDLParsers:3607 - Unit work/Instr_Mem/Instr_Mem_a is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd".
WARNING:HDLParsers:3607 - Unit work/logical_unit is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/logical_unit/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_INC is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_INC/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_OFFSET is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_OFFSET/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd".
WARNING:HDLParsers:3607 - Unit work/shift_unit is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/shift_unit/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/SH_PCREG is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd".
WARNING:HDLParsers:3607 - Unit work/SH_PCREG/Behavioral is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd".
WARNING:HDLParsers:3607 - Unit work/word_unit is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/word_unit/Combinational is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd".
WARNING:HDLParsers:3607 - Unit work/DATAMEM is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd".
WARNING:HDLParsers:3607 - Unit work/DATAMEM/DATAMEM_a is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd".
WARNING:HDLParsers:3607 - Unit work/EXTERNAL_MEMORY is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd".
WARNING:HDLParsers:3607 - Unit work/EXTERNAL_MEMORY/EXTERNAL_MEMORY_a is now defined in a different file.  It was defined in "/home/robert/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd", and is now defined in "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd".
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATAMEM.vhd" in Library work.
Architecture datamem_a of Entity datamem is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd" in Library work.
Architecture combinational of Entity pc_inc is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd" in Library work.
Architecture combinational of Entity pc_offset is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd" in Library work.
Architecture behavioral of Entity sh_pcreg is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd" in Library work.
Architecture behavioral of Entity adr_latch is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instr_Mem.vhd" in Library work.
Architecture instr_mem_a of Entity instr_mem is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd" in Library work.
Architecture combinational of Entity arith_unit is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd" in Library work.
Architecture combinational of Entity logical_unit is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd" in Library work.
Architecture combinational of Entity shift_unit is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd" in Library work.
Architecture combinational of Entity word_unit is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd" in Library work.
Entity <alu_toplevel> compiled.
Entity <alu_toplevel> (Architecture <structural>) compiled.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd" in Library work.
Architecture structural of Entity instruction_memory_tl is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd" in Library work.
Architecture dataflow of Entity reg_ctl is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd" in Library work.
Architecture combinational of Entity dc_ctl is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd" in Library work.
Architecture behavioral of Entity data_ctl is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd" in Library work.
Architecture dataflow of Entity imsel is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" in Library work.
Architecture behavioral of Entity pipelineregisters is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd" in Library work.
Architecture behavioral of Entity registerbank is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd" in Library work.
Architecture behavioral of Entity shadow_reg is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd" in Library work.
Architecture behavioral of Entity shadow_imm_add is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ipcore_dir/EXTERNAL_MEMORY.vhd" in Library work.
Architecture external_memory_a of Entity external_memory is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd" in Library work.
Architecture behavioral of Entity ex_mem_ctl is up to date.
Compiling vhdl file "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd" in Library work.
Entity <projlab01> compiled.
Entity <projlab01> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProjLab01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ALU_Toplevel> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <Instruction_Memory_TL> in library <work> (architecture <Structural>) with generics.
	PCWIDTH = 5

Analyzing hierarchy for entity <REG_CTL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <DC_CTL> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <DATA_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <IMSEL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 4

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 5

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 16

Analyzing hierarchy for entity <RegisterBank> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Shadow_Reg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Shadow_IMM_Add> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 14

Analyzing hierarchy for entity <EX_MEM_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <arith_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <logical_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <shift_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <word_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <PC_INC> in library <work> (architecture <Combinational>) with generics.
	PCWIDTH = 5

Analyzing hierarchy for entity <PC_OFFSET> in library <work> (architecture <Combinational>) with generics.
	PCWIDTH = 5

Analyzing hierarchy for entity <SH_PCREG> in library <work> (architecture <Behavioral>) with generics.
	PCWIDTH = 5
	STACKDEPTH = 4

Analyzing hierarchy for entity <ADR_LATCH> in library <work> (architecture <Behavioral>) with generics.
	PCWIDTH = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProjLab01> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd" line 119: Unconnected output port 'INS_OFFSET' of component 'Instruction_Memory_TL'.
WARNING:Xst:2211 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd" line 489: Instantiating black box module <EXTERNAL_MEMORY>.
Entity <ProjLab01> analyzed. Unit <ProjLab01> generated.

Analyzing Entity <ALU_Toplevel> in library <work> (Architecture <Structural>).
Entity <ALU_Toplevel> analyzed. Unit <ALU_Toplevel> generated.

Analyzing Entity <arith_unit> in library <work> (Architecture <Combinational>).
Entity <arith_unit> analyzed. Unit <arith_unit> generated.

Analyzing Entity <logical_unit> in library <work> (Architecture <Combinational>).
Entity <logical_unit> analyzed. Unit <logical_unit> generated.

Analyzing Entity <shift_unit> in library <work> (Architecture <Combinational>).
Entity <shift_unit> analyzed. Unit <shift_unit> generated.

Analyzing Entity <word_unit> in library <work> (Architecture <Combinational>).
WARNING:Xst:2211 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd" line 52: Instantiating black box module <DATAMEM>.
Entity <word_unit> analyzed. Unit <word_unit> generated.

Analyzing generic Entity <Instruction_Memory_TL> in library <work> (Architecture <Structural>).
	PCWIDTH = 5
WARNING:Xst:753 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd" line 100: Unconnected output port 'OVFLW' of component 'SH_PCREG'.
INFO:Xst:1739 - HDL ADVISOR - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd" line 42: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:2211 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd" line 119: Instantiating black box module <Instr_Mem>.
Entity <Instruction_Memory_TL> analyzed. Unit <Instruction_Memory_TL> generated.

Analyzing generic Entity <PC_INC> in library <work> (Architecture <Combinational>).
	PCWIDTH = 5
Entity <PC_INC> analyzed. Unit <PC_INC> generated.

Analyzing generic Entity <PC_OFFSET> in library <work> (Architecture <Combinational>).
	PCWIDTH = 5
Entity <PC_OFFSET> analyzed. Unit <PC_OFFSET> generated.

Analyzing generic Entity <SH_PCREG> in library <work> (Architecture <Behavioral>).
	PCWIDTH = 5
	STACKDEPTH = 4
INFO:Xst:1561 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd" line 77: Mux is complete : default of case is discarded
Entity <SH_PCREG> analyzed. Unit <SH_PCREG> generated.

Analyzing generic Entity <ADR_LATCH> in library <work> (Architecture <Behavioral>).
	PCWIDTH = 5
Entity <ADR_LATCH> analyzed. Unit <ADR_LATCH> generated.

Analyzing Entity <REG_CTL> in library <work> (Architecture <Dataflow>).
Entity <REG_CTL> analyzed. Unit <REG_CTL> generated.

Analyzing Entity <DC_CTL> in library <work> (Architecture <Combinational>).
Entity <DC_CTL> analyzed. Unit <DC_CTL> generated.

Analyzing Entity <DATA_CTL> in library <work> (Architecture <Behavioral>).
Entity <DATA_CTL> analyzed. Unit <DATA_CTL> generated.

Analyzing Entity <IMSEL> in library <work> (Architecture <Dataflow>).
Entity <IMSEL> analyzed. Unit <IMSEL> generated.

Analyzing generic Entity <PipelineRegisters.1> in library <work> (Architecture <Behavioral>).
	dataWidth = 4
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.1> analyzed. Unit <PipelineRegisters.1> generated.

Analyzing generic Entity <PipelineRegisters.2> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.2> analyzed. Unit <PipelineRegisters.2> generated.

Analyzing generic Entity <PipelineRegisters.3> in library <work> (Architecture <Behavioral>).
	dataWidth = 5
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.3> analyzed. Unit <PipelineRegisters.3> generated.

Analyzing generic Entity <PipelineRegisters.4> in library <work> (Architecture <Behavioral>).
	dataWidth = 16
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.4> analyzed. Unit <PipelineRegisters.4> generated.

Analyzing Entity <RegisterBank> in library <work> (Architecture <Behavioral>).
Entity <RegisterBank> analyzed. Unit <RegisterBank> generated.

Analyzing Entity <Shadow_Reg> in library <work> (Architecture <Behavioral>).
Entity <Shadow_Reg> analyzed. Unit <Shadow_Reg> generated.

Analyzing Entity <Shadow_IMM_Add> in library <work> (Architecture <Behavioral>).
Entity <Shadow_IMM_Add> analyzed. Unit <Shadow_IMM_Add> generated.

Analyzing generic Entity <PipelineRegisters.5> in library <work> (Architecture <Behavioral>).
	dataWidth = 14
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.5> analyzed. Unit <PipelineRegisters.5> generated.

Analyzing Entity <EX_MEM_CTL> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <EN>
Entity <EX_MEM_CTL> analyzed. Unit <EX_MEM_CTL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <REG_CTL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/REG_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <REG_CTL> synthesized.


Synthesizing Unit <DC_CTL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DC_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0000> created at line 54.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0001> created at line 54.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0002> created at line 54.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0000> created at line 72.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0001> created at line 72.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0002> created at line 72.
    Summary:
	inferred   6 Comparator(s).
Unit <DC_CTL> synthesized.


Synthesizing Unit <DATA_CTL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/DATA_CTL.vhd".
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <WR>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DATA_CTL> synthesized.


Synthesizing Unit <IMSEL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/IMSEL.vhd".
Unit <IMSEL> synthesized.


Synthesizing Unit <PipelineRegisters_1>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
    Found 4-bit register for signal <Dout>.
    Found 4-bit register for signal <DataOutSignal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PipelineRegisters_1> synthesized.


Synthesizing Unit <PipelineRegisters_2>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <DataOutSignal>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PipelineRegisters_2> synthesized.


Synthesizing Unit <PipelineRegisters_3>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
    Found 5-bit register for signal <Dout>.
    Found 5-bit register for signal <DataOutSignal>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <PipelineRegisters_3> synthesized.


Synthesizing Unit <PipelineRegisters_4>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
    Found 16-bit register for signal <Dout>.
    Found 16-bit register for signal <DataOutSignal>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PipelineRegisters_4> synthesized.


Synthesizing Unit <RegisterBank>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/RegisterBank.vhd".
    Found 16-bit register for signal <RBout>.
    Found 16-bit register for signal <RAout>.
    Found 16-bit register for signal <R0dat>.
    Found 16-bit register for signal <R10dat>.
    Found 16-bit register for signal <R11dat>.
    Found 16-bit register for signal <R12dat>.
    Found 16-bit register for signal <R13dat>.
    Found 16-bit register for signal <R14dat>.
    Found 16-bit register for signal <R15dat>.
    Found 16-bit register for signal <R1dat>.
    Found 16-bit register for signal <R2dat>.
    Found 16-bit register for signal <R3dat>.
    Found 16-bit register for signal <R4dat>.
    Found 16-bit register for signal <R5dat>.
    Found 16-bit register for signal <R6dat>.
    Found 16-bit register for signal <R7dat>.
    Found 16-bit register for signal <R8dat>.
    Found 16-bit register for signal <R9dat>.
    Found 16-bit 16-to-1 multiplexer for signal <RAout$mux0001> created at line 46.
    Found 16-bit 16-to-1 multiplexer for signal <RBout$mux0001> created at line 66.
    Summary:
	inferred 288 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RegisterBank> synthesized.


Synthesizing Unit <Shadow_Reg>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_Register_Bank.vhd".
WARNING:Xst:647 - Input <W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <R1dat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R3dat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R0dat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R2dat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit register for signal <RAout>.
    Found 16-bit 4-to-1 multiplexer for signal <RAout$mux0001> created at line 52.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Shadow_Reg> synthesized.


Synthesizing Unit <Shadow_IMM_Add>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Shadow_IMM_Add.vhd".
WARNING:Xst:647 - Input <SHADOW<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <RESULT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Shadow_IMM_Add> synthesized.


Synthesizing Unit <PipelineRegisters_5>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PipelineRegisters.vhd".
    Found 14-bit register for signal <Dout>.
    Found 14-bit register for signal <DataOutSignal>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <PipelineRegisters_5> synthesized.


Synthesizing Unit <EX_MEM_CTL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/EX_MEM_CTL.vhd".
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <WR>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <EX_MEM_CTL> synthesized.


Synthesizing Unit <arith_unit>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/arith_unit.vhd".
    Found 17-bit addsub for signal <RESULT$addsub0000>.
    Found 1-bit xor2 for signal <SREG<1>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <arith_unit> synthesized.


Synthesizing Unit <logical_unit>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/logical_unit.vhd".
Unit <logical_unit> synthesized.


Synthesizing Unit <shift_unit>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/shift_unit.vhd".
WARNING:Xst:653 - Signal <sreg<3>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <sreg<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 24-bit shifter logical left for signal <shift_left$shift0001> created at line 52.
    Found 24-bit shifter logical right for signal <shift_right$shift0001> created at line 53.
    Summary:
	inferred   2 Combinational logic shifter(s).
Unit <shift_unit> synthesized.


Synthesizing Unit <PC_INC>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_INC.vhd".
    Found 5-bit adder for signal <NEXT_ADR>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_INC> synthesized.


Synthesizing Unit <PC_OFFSET>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/PC_OFFSET.vhd".
    Found 5-bit adder for signal <NEW_ADR>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_OFFSET> synthesized.


Synthesizing Unit <SH_PCREG>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/SH_PCREG.vhd".
WARNING:Xst:1305 - Output <OVFLW> is never assigned. Tied to value 0.
    Found 5-bit register for signal <ADROUT>.
    Found 15-bit register for signal <PC_STACK>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <SH_PCREG> synthesized.


Synthesizing Unit <ADR_LATCH>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ADR_LATCH.vhd".
    Found 5-bit register for signal <ADOUT>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ADR_LATCH> synthesized.


Synthesizing Unit <Instruction_Memory_TL>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/Instruction_Memory_TL.vhd".
WARNING:Xst:1305 - Output <INS_OFFSET> is never assigned. Tied to value 000000000000.
WARNING:Xst:653 - Signal <ZERO_ADR> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <WEA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <INSADR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DINA> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Using one-hot encoding for signal <MODE>.
Unit <Instruction_Memory_TL> synthesized.


Synthesizing Unit <word_unit>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/word_unit.vhd".
Unit <word_unit> synthesized.


Synthesizing Unit <ALU_Toplevel>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/alu_toplevel.vhd".
WARNING:Xst:646 - Signal <WORD_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SHIFT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LOGIC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LD_MEM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ARITH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ALU_Toplevel> synthesized.


Synthesizing Unit <ProjLab01>.
    Related source file is "/home/robert/Github/UMD_RISC-16G5/ProjectLab2/Combined/ProjLab01.vhd".
WARNING:Xst:646 - Signal <RB_DC2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_RST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_INC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PC0> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <OP2_SEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OP1_SEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <INST_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM_SEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GLOBAL_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <EX_RD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATAWR_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATARD_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ALU_VAL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 4-to-1 multiplexer for signal <RA_OUT>.
    Found 16-bit 4-to-1 multiplexer for signal <RB_OUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ProjLab01> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <PC1_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC2_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC3_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB4ADR_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC4_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC1_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC2_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 14-bit adder                                          : 1
 17-bit addsub                                         : 1
 5-bit adder                                           : 2
# Registers                                            : 72
 1-bit register                                        : 4
 14-bit register                                       : 2
 16-bit register                                       : 29
 4-bit register                                        : 28
 5-bit register                                        : 5
 8-bit register                                        : 4
# Latches                                              : 4
 16-bit latch                                          : 4
# Comparators                                          : 6
 4-bit comparator equal                                : 6
# Multiplexers                                         : 5
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/EXTERNAL_MEMORY.ngc>.
Reading core <ipcore_dir/DATAMEM.ngc>.
Reading core <ipcore_dir/Instr_Mem.ngc>.
Loading core <EXTERNAL_MEMORY> for timing and area information for instance <EXTERNAL_MEM>.
Loading core <DATAMEM> for timing and area information for instance <DATAMEMORY>.
Loading core <Instr_Mem> for timing and area information for instance <U2>.
WARNING:Xst:1290 - Hierarchical block <DATA_CTL> is unconnected in block <ProjLab01>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 12.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 8.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 12.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 9.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 12.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 8.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 9.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 12.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RAout_14> of sequential type is unconnected in block <Shadow_Reg>.
WARNING:Xst:2677 - Node <RAout_15> of sequential type is unconnected in block <Shadow_Reg>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 14-bit adder                                          : 1
 17-bit addsub                                         : 1
 5-bit adder                                           : 2
# Registers                                            : 665
 Flip-Flops                                            : 665
# Latches                                              : 4
 16-bit latch                                          : 4
# Comparators                                          : 6
 4-bit comparator equal                                : 6
# Multiplexers                                         : 35
 1-bit 16-to-1 multiplexer                             : 32
 16-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch R0dat_12 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R1dat_12 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R2dat_12 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R3dat_12 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R2dat_9 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R3dat_9 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R1dat_8 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R3dat_8 hinder the constant cleaning in the block Shadow_Reg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <R3dat_11> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_10> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_7> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_6> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_5> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_4> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_3> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_2> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_1> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_0> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_15> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_14> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_13> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_11> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_10> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_9> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_8> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_15> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_14> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_13> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_11> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_10> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_9> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_7> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_6> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_5> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_4> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_3> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_2> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_1> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R1dat_0> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_15> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_14> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R3dat_13> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_0> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_1> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_2> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_3> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_4> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_5> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_6> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_7> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_8> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_10> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_11> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_7> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_6> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_5> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_4> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_3> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_2> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_1> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R0dat_0> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_15> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_14> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R2dat_13> has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_0> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_1> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_2> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_3> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_4> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_5> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_6> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_7> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_10> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_11> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_13> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_14> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAout_15> (without init value) has a constant value of 0 in block <Shadow_Reg>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <R2dat_9> in Unit <Shadow_Reg> is equivalent to the following 7 FFs/Latches, which will be removed : <R2dat_12> <R0dat_12> <R3dat_8> <R3dat_9> <R3dat_12> <R1dat_8> <R1dat_12> 

Optimizing unit <ProjLab01> ...

Optimizing unit <REG_CTL> ...

Optimizing unit <IMSEL> ...

Optimizing unit <logical_unit> ...

Optimizing unit <DC_CTL> ...

Optimizing unit <DATA_CTL> ...

Optimizing unit <PipelineRegisters_1> ...

Optimizing unit <PipelineRegisters_2> ...

Optimizing unit <PipelineRegisters_3> ...

Optimizing unit <PipelineRegisters_4> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <Shadow_IMM_Add> ...

Optimizing unit <PipelineRegisters_5> ...

Optimizing unit <EX_MEM_CTL> ...

Optimizing unit <arith_unit> ...

Optimizing unit <shift_unit> ...

Optimizing unit <PC_INC> ...

Optimizing unit <PC_OFFSET> ...

Optimizing unit <SH_PCREG> ...

Optimizing unit <ADR_LATCH> ...

Optimizing unit <word_unit> ...

Optimizing unit <Shadow_Reg> ...

Optimizing unit <Instruction_Memory_TL> ...

Optimizing unit <ALU_Toplevel> ...
WARNING:Xst:1290 - Hierarchical block <DATA_CTL> is unconnected in block <ProjLab01>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <DataOutSignal_0> of sequential type is unconnected in block <OP4_Reg>.
WARNING:Xst:2677 - Node <Dout_0> of sequential type is unconnected in block <OP4_Reg>.
WARNING:Xst:2677 - Node <RD> of sequential type is unconnected in block <EX_MEM_CTL>.

Mapping all equations...
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_412, dina<6>, ProjLab01/RA_OUT<6>, ALU_UNIT/RA<6>, ProjLab01/ALU_RESULT<6>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_411, ALU_UNIT/RA<5>, ProjLab01/ALU_RESULT<5>, dina<5>, ProjLab01/RA_OUT<5>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: dina<4>, ProjLab01/ALU_RESULT<4>, ProjLab01/RA_OUT<4>, ProjLab01/Mmux_RA_OUT_410, ALU_UNIT/RA<4>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ALU_UNIT/RA<3>, dina<3>, ProjLab01/Mmux_RA_OUT_49, ProjLab01/ALU_RESULT<3>, ProjLab01/RA_OUT<3>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/ALU_RESULT<2>, ProjLab01/RA_OUT<2>, ProjLab01/Mmux_RA_OUT_48, dina<2>, ALU_UNIT/RA<2>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: dina<1>, ProjLab01/ALU_RESULT<1>, ProjLab01/RA_OUT<1>, ProjLab01/Mmux_RA_OUT_47, ALU_UNIT/RA<1>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/ALU_RESULT<0>, ProjLab01/RA_OUT<0>, ALU_UNIT/RA<0>, dina<0>, ProjLab01/Mmux_RA_OUT_4.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_45, ProjLab01/RA_OUT<14>, ProjLab01/ALU_RESULT<14>, ALU_UNIT/RA<14>, dina<14>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_44, ALU_UNIT/RA<13>, ProjLab01/RA_OUT<13>, dina<13>, ProjLab01/ALU_RESULT<13>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: dina<12>, ProjLab01/ALU_RESULT<12>, ProjLab01/Mmux_RA_OUT_43, ProjLab01/RA_OUT<12>, ALU_UNIT/RA<12>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ALU_UNIT/RA<11>, ProjLab01/RA_OUT<11>, dina<11>, ProjLab01/Mmux_RA_OUT_42, ProjLab01/ALU_RESULT<11>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/ALU_RESULT<10>, ALU_UNIT/RA<10>, ProjLab01/Mmux_RA_OUT_41, ProjLab01/RA_OUT<10>, dina<10>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ALU_UNIT/RA<9>, ProjLab01/ALU_RESULT<9>, ProjLab01/RA_OUT<9>, dina<9>, ProjLab01/Mmux_RA_OUT_415.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/RA_OUT<8>, ProjLab01/Mmux_RA_OUT_414, dina<8>, ALU_UNIT/RA<8>, ProjLab01/ALU_RESULT<8>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_413, ProjLab01/ALU_RESULT<7>, ProjLab01/RA_OUT<7>, dina<7>, ALU_UNIT/RA<7>.
WARNING:Xst:2170 - Unit EXTERNAL_MEM : the following signal(s) form a combinatorial loop: ProjLab01/Mmux_RA_OUT_46, ProjLab01/RA_OUT<15>, ProjLab01/ALU_RESULT<15>, ALU_UNIT/RA<15>, dina<15>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProjLab01, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 647
 Flip-Flops                                            : 647

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProjLab01.ngr
Top Level Output File Name         : ProjLab01
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 1137
#      GND                         : 10
#      INV                         : 3
#      LUT2                        : 34
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 514
#      LUT3_D                      : 9
#      LUT3_L                      : 2
#      LUT4                        : 155
#      LUT4_D                      : 8
#      LUT4_L                      : 18
#      MUXCY                       : 20
#      MUXF5                       : 223
#      MUXF6                       : 73
#      MUXF7                       : 32
#      VCC                         : 5
#      XORCY                       : 29
# FlipFlops/Latches                : 651
#      FDC                         : 6
#      FDCE                        : 20
#      FDE                         : 38
#      FDE_1                       : 421
#      FDPE                        : 165
#      LD                          : 1
# RAMS                             : 17
#      RAMB16_S1_S1                : 7
#      RAMB16_S36_S36              : 2
#      RAMB16_S9_S9                : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 1
#      OBUF                        : 52
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      752  out of   4656    16%  
 Number of Slice Flip Flops:            651  out of   9312     6%  
 Number of 4 input LUTs:                745  out of   9312     8%  
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    232    23%  
 Number of BRAMs:                        17  out of     20    85%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                            | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                | BUFGP                                                                                                                            | 667   |
EXTERNAL_MEM/N1                    | NONE(EXTERNAL_MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp1x1.ram)| 15    |
RST                                | IBUF+BUFG                                                                                                                        | 1     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+------------------------+-------+
Control Signal                         | Buffer(FF name)        | Load  |
---------------------------------------+------------------------+-------+
RST                                    | IBUF                   | 190   |
EX_MEM_CTL/EN_inv(EX_MEM_CTL/XST_GND:G)| NONE(EX_MEM_CTL/WR)    | 1     |
---------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 37.277ns (Maximum Frequency: 26.826MHz)
   Minimum input arrival time before clock: 6.400ns
   Maximum output required time after clock: 13.460ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 37.277ns (frequency: 26.826MHz)
  Total number of paths / destination ports: 191322 / 1285
-------------------------------------------------------------------------
Delay:               18.639ns (Levels of Logic = 20)
  Source:            RA_DC1_Reg/Dout_3 (FF)
  Destination:       ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: RA_DC1_Reg/Dout_3 to ALU_FLAGS_Reg/DataOutSignal_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.591   0.706  Dout_3 (Dout_3)
     end scope: 'RA_DC1_Reg'
     begin scope: 'DCCTL'
     LUT4:I0->O            2   0.704   0.526  OP1_cmp_eq0001453 (OP1_cmp_eq0001453)
     LUT3:I1->O            1   0.704   0.424  OP1<0>1_SW0 (N6)
     LUT4:I3->O           32   0.704   1.437  OP1<0>1 (OP1_SEL<0>)
     end scope: 'DCCTL'
     LUT3:I0->O            1   0.704   0.000  Mmux_RA_OUT_4 (Mmux_RA_OUT_4)
     MUXF5:I0->O          13   0.321   1.018  Mmux_RA_OUT_2_f5 (RA_OUT<0>)
     begin scope: 'ALU_UNIT'
     end scope: 'ALU_UNIT'
     LUT3:I2->O            1   0.704   0.000  Mmux_RB_OUT_2_f5_F (N4)
     MUXF5:I0->O          77   0.321   1.311  Mmux_RB_OUT_2_f5 (RB_OUT<0>)
     begin scope: 'ALU_UNIT'
     begin scope: 'shift_unit'
     LUT3:I2->O            2   0.704   0.482  Sh75_SW1 (N49)
     LUT3:I2->O            4   0.704   0.622  Sh75 (Sh75)
     LUT3:I2->O            1   0.704   0.000  shift_result<15>31_G (N113)
     MUXF5:I1->O           1   0.321   0.424  shift_result<15>31 (shift_result<15>31)
     LUT4:I3->O            1   0.704   0.424  shift_result<15>99 (SHIFT_OUT<15>)
     LUT4:I3->O            1   0.704   0.499  sreg_2_cmp_eq000062 (sreg_2_cmp_eq000062)
     LUT4:I1->O            1   0.704   0.455  sreg_2_cmp_eq000076 (SREG_OUT<2>)
     end scope: 'shift_unit'
     LUT4:I2->O            1   0.704   0.000  SREG<2>41 (SREG<2>)
     end scope: 'ALU_UNIT'
     begin scope: 'ALU_FLAGS_Reg'
     FDPE:D                    0.308          DataOutSignal_2
    ----------------------------------------
    Total                     18.639ns (10.310ns logic, 8.329ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              6.400ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       Shadow_Reg/RAout_8 (FF)
  Destination Clock: CLK rising

  Data Path: RST to Shadow_Reg/RAout_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           193   1.218   1.313  RST_IBUF (RST_IBUF1)
     BUFG:I->O             2   1.457   0.622  RST_IBUF_BUFG (RST_IBUF)
     begin scope: 'Shadow_Reg'
     LUT2:I0->O            3   0.704   0.531  RAout_and00001 (RAout_and0000)
     FDE:CE                    0.555          RAout_8
    ----------------------------------------
    Total                      6.400ns (3.934ns logic, 2.466ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2516 / 44
-------------------------------------------------------------------------
Offset:              13.460ns (Levels of Logic = 13)
  Source:            RA_DC1_Reg/Dout_3 (FF)
  Destination:       DST_ADR<3> (PAD)
  Source Clock:      CLK falling

  Data Path: RA_DC1_Reg/Dout_3 to DST_ADR<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.591   0.706  Dout_3 (Dout_3)
     end scope: 'RA_DC1_Reg'
     begin scope: 'DCCTL'
     LUT4:I0->O            2   0.704   0.526  OP1_cmp_eq0001453 (OP1_cmp_eq0001453)
     LUT3:I1->O            1   0.704   0.424  OP1<0>1_SW0 (N6)
     LUT4:I3->O           32   0.704   1.437  OP1<0>1 (OP1_SEL<0>)
     end scope: 'DCCTL'
     LUT3:I0->O            1   0.704   0.000  Mmux_RA_OUT_49 (Mmux_RA_OUT_49)
     MUXF5:I0->O          16   0.321   1.069  Mmux_RA_OUT_2_f5_8 (RA_OUT<3>)
     begin scope: 'ALU_UNIT'
     end scope: 'ALU_UNIT'
     LUT3:I2->O            1   0.704   0.000  Mmux_RB_OUT_2_f5_8_F (N6)
     MUXF5:I0->O          66   0.321   1.273  Mmux_RB_OUT_2_f5_8 (RB_OUT<3>)
     begin scope: 'ALU_UNIT'
     begin scope: 'word_unit'
     end scope: 'word_unit'
     end scope: 'ALU_UNIT'
     OBUF:I->O                 3.272          DST_ADR_3_OBUF (DST_ADR<3>)
    ----------------------------------------
    Total                     13.460ns (8.025ns logic, 5.435ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.13 secs
 
--> 


Total memory usage is 549400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  267 (   0 filtered)
Number of infos    :    5 (   0 filtered)

