Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dft_top glbl -Oenable_linking_all_libraries -prj dft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dft -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/ip/xil_defaultlib/dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_faddfsub_32ns_32ns_32_13_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/ip/xil_defaultlib/dft_fadd_32ns_32ns_32_13_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fadd_32ns_32ns_32_13_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/ip/xil_defaultlib/dft_fmul_32ns_32ns_32_8_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fmul_32ns_32ns_32_8_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/ip/xil_defaultlib/dft_fsub_32ns_32ns_32_13_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fsub_32ns_32ns_32_13_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_I_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_I_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_I_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_I_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_R_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_R_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_automem_OUT_R_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_R_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_axi_s_X_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_X_I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_axi_s_X_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_X_R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_buf0_R_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_buf0_R_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_control_s_axi
INFO: [VRFC 10-311] analyzing module dft_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_All_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_All_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_dft_Pipeline_DFT_Loop9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_dft_Pipeline_DFT_Loop9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_faddfsub_32ns_32ns_32_13_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_faddfsub_32ns_32ns_32_13_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_fadd_32ns_32ns_32_13_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fadd_32ns_32ns_32_13_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_fmul_32ns_32ns_32_8_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fmul_32ns_32ns_32_8_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_fsub_32ns_32ns_32_13_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fsub_32ns_32ns_32_13_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_regslice_both
INFO: [VRFC 10-311] analyzing module dft_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_W_imag_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_W_imag_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dft_W_real_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_W_real_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dft_W_real_ROM_AUTO_1R
Compiling module xil_defaultlib.dft_W_imag_ROM_AUTO_1R
Compiling module xil_defaultlib.dft_buf0_R_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dft_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dft_dft_Pipeline_All_Loop
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop1
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop2
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop3
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop4
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop5
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop6
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop7
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop8
Compiling module xil_defaultlib.dft_dft_Pipeline_DFT_Loop9
Compiling module xil_defaultlib.dft_control_s_axi_ram_default
Compiling module xil_defaultlib.dft_control_s_axi
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=7,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_fsub_32ns_32ns_32_13_no_dsp_...
Compiling module xil_defaultlib.dft_fsub_32ns_32ns_32_13_no_dsp_...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_fadd_32ns_32ns_32_13_no_dsp_...
Compiling module xil_defaultlib.dft_fadd_32ns_32ns_32_13_no_dsp_...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_faddfsub_32ns_32ns_32_13_no_...
Compiling module xil_defaultlib.dft_faddfsub_32ns_32ns_32_13_no_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_fmul_32ns_32ns_32_8_max_dsp_...
Compiling module xil_defaultlib.dft_fmul_32ns_32ns_32_8_max_dsp_...
Compiling module xil_defaultlib.dft_regslice_both
Compiling module xil_defaultlib.dft
Compiling module xil_defaultlib.AESL_automem_OUT_R_1
Compiling module xil_defaultlib.AESL_automem_OUT_R_2
Compiling module xil_defaultlib.AESL_automem_OUT_R_3
Compiling module xil_defaultlib.AESL_automem_OUT_I_1
Compiling module xil_defaultlib.AESL_automem_OUT_I_2
Compiling module xil_defaultlib.AESL_automem_OUT_I_3
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_X_R
Compiling module xil_defaultlib.AESL_axi_s_X_I
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/User/Documents/HLS/LabC/DFT/dft/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dft_top
Compiling module work.glbl
Built simulation snapshot dft
