\hypertarget{union__hw__sim__sopt1}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt1 Union Reference}
\label{union__hw__sim__sopt1}\index{\+\_\+hw\+\_\+sim\+\_\+sopt1@{\+\_\+hw\+\_\+sim\+\_\+sopt1}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1 -\/ System Options Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__sopt1_a3b76bc0e04d21fbec247081dea49bb7a}{}\label{union__hw__sim__sopt1_a3b76bc0e04d21fbec247081dea49bb7a}

\item 
struct \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__sopt1_ab6f0ba92ff48211d5a2c97294979f63e}{}\label{union__hw__sim__sopt1_ab6f0ba92ff48211d5a2c97294979f63e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1 -\/ System Options Register 1 (RW) 

Reset value\+: 0x80000000U

The S\+O\+P\+T1 register is only reset on P\+OR or L\+VD. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
