<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001553A1-20030102-D00000.TIF SYSTEM "US20030001553A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001553A1-20030102-D00001.TIF SYSTEM "US20030001553A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001553A1-20030102-D00002.TIF SYSTEM "US20030001553A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001553A1-20030102-D00003.TIF SYSTEM "US20030001553A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001553</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10165007</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020607</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G05F003/04</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>323</class>
<subclass>312000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Switched control of inductor ringing for a boost switched power supply</title-of-invention>
</technical-information>
<continuity-data>
<non-provisional-of-provisional>
<document-id>
<doc-number>60302036</doc-number>
<document-date>20010629</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>James</given-name>
<middle-name>E.</middle-name>
<family-name>Chloupek</family-name>
</name>
<residence>
<residence-us>
<city>Plano</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>TEXAS INSTRUMENTS INCORPORATED</name-1>
<name-2></name-2>
<address>
<address-1>P O BOX 655474, M/S 3999</address-1>
<city>DALLAS</city>
<state>TX</state>
<postalcode>75265</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A power supply circuit for generating regulated voltages includes a storage circuit to store the voltages, a control circuit to control the level of stored voltage, and a pump circuit to shift the input voltage to a higher voltage. </paragraph>
<paragraph id="A-0002" lvl="0">A shunt circuit to shunt inductor ringing. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to switching power supplies which use an inductor, and more particularly to a merged boost and polarity inverting switching power supplies in hard disk drives. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The positive boost switching power supplies typically includes an inductor which has the supply end connected to a power source, with the output end of the inductor connected to a driver and the anode end of a diode (or series of diodes). The cathode end of the diode is connected to the positive output storage capacitor. In the storage portion of the cycle, the driver pulls the output end of the inductor to near ground to store energy in its magnetic field. In the boost portion of the cycle, the driver turns off, the inductor voltage flies high, and the inductor&apos;s stored energy is transferred through the diode to the positive output storage capacitor. When the driver senses the desired output voltage has been reached on the positive output storage capacitor, the driver may reduce the storage portion of the cycle or may skip the storage portion of the cycle until the output voltage drops below the desired regulated voltage. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> When a polarity inverting negative switching power supply is typically merged with the positive boost switching power supply as described above, a transfer capacitor is also connected to the output end of the inductor. The other end of the transfer capacitor is connected to the anode end of a diode to ground and the cathode end of the diode whose anode is connected to the negative output storage capacitor. In the storage portion of the cycle, the driver pulls low to transfer charge from the transfer capacitor through the diode to the negative output storage capacitor. In the boost portion of the cycle, the driver turns off, the inductor voltage flies high, and the inductor charges the transfer capacitor through the diode to ground. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The positive output voltage can be regulated to any voltage more positive than the input supply voltage. Since only one output can be regulated in a merged boost switching power supply, the negative output voltage will not be well regulated and is somewhat dependent the output loads and on the number of diodes used in series with the capacitors. This application of the positive and negative boost switching power supply regulates to 25 volts Vpp (positive voltage) output, and approximately 24 v Vnn (negative voltage) output when one diode is used between the inductor and the positive storage capacitor. This application used a 2 MHz constant clock frequency. This driver application uses a NFET to pull the inductor output down to ground, is current limited to approximately 100 mA, and the driver is turned off when the current limit is reached (to reduce NFET power dissipation and increase efficiency). In this application, when Vpp exceeds it&apos;s regulated voltage, the driver skips the storage portion of the cycle to avoid overcharging, until the output voltage drops below the regulated voltage. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> One problem with a switched power supply is when most of the inductor&apos;s stored energy has been transferred to the Vpp positive output capacitor; the inductor&apos;s voltage will fall lower than the positive output capacitor voltage plus a diode. At this point, the inductor load changes to a high impedance and the inductor rings from a positive peak voltage near the positive output capacitor voltage and a negative peak voltage near ground at a frequency much higher than the clock frequency. This high frequency may be coupled to other circuits to effect their operation. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The present invention includes a shunt circuit between the inductor output and the input supply, and as a consequence, the inductor voltage is shunted at times in the cycle, quickly reducing the ringing of the inductor voltage. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates a circuit of the present invention; </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates a output waveform which is not shunted; and </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrates a output waveform of the present invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Turning now to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates a comparator circuit <highlight><bold>132</bold></highlight> outputs connected to a logic section <highlight><bold>134</bold></highlight> inputs. The logic section <highlight><bold>134</bold></highlight> outputs <highlight><bold>106</bold></highlight> and <highlight><bold>107</bold></highlight> are connected to a level shifting circuit <highlight><bold>108</bold></highlight> inputs. The level shifting circuit <highlight><bold>108</bold></highlight> outputs are connected to a shunt circuit <highlight><bold>121</bold></highlight> and a pump circuit <highlight><bold>130</bold></highlight> inputs. The shunt circuit <highlight><bold>121</bold></highlight> and pump circuit <highlight><bold>130</bold></highlight> common output node <highlight><bold>114</bold></highlight> is connected to a storage circuit <highlight><bold>131</bold></highlight> input. The storage circuit <highlight><bold>131</bold></highlight> output Vpp is connected to a comparator circuit <highlight><bold>132</bold></highlight> input. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The comparator circuit <highlight><bold>132</bold></highlight> includes a resistor <highlight><bold>146</bold></highlight>, a resistor <highlight><bold>147</bold></highlight>, a resistor <highlight><bold>148</bold></highlight>, a resistor <highlight><bold>149</bold></highlight>, a comparator <highlight><bold>101</bold></highlight>, a comparator <highlight><bold>102</bold></highlight>, and a comparator <highlight><bold>103</bold></highlight>. The logic section <highlight><bold>134</bold></highlight> includes an OR gate <highlight><bold>125</bold></highlight>, an AND gate <highlight><bold>126</bold></highlight>, a D-FLIP-FLOP <highlight><bold>127</bold></highlight>, a NAND gate <highlight><bold>128</bold></highlight>, and an INVERTER <highlight><bold>129</bold></highlight>. The level shifting circuit <highlight><bold>108</bold></highlight> includes <highlight><bold>3</bold></highlight> NFETs, <highlight><bold>4</bold></highlight> PFETs, and <highlight><bold>4</bold></highlight> resistors. The pump circuit <highlight><bold>130</bold></highlight> includes a NFET <highlight><bold>109</bold></highlight>, a resistor <highlight><bold>110</bold></highlight>, a NPN <highlight><bold>111</bold></highlight>, and a NPN <highlight><bold>112</bold></highlight>. The shunt circuit <highlight><bold>121</bold></highlight> includes a PFET <highlight><bold>124</bold></highlight>, a PFET <highlight><bold>122</bold></highlight>, a resistor <highlight><bold>143</bold></highlight>, a resistor <highlight><bold>144</bold></highlight>, a resistor <highlight><bold>145</bold></highlight>, a diode <highlight><bold>123</bold></highlight>, and a NFET <highlight><bold>124</bold></highlight>. The storage circuit <highlight><bold>131</bold></highlight> includes an inductor <highlight><bold>113</bold></highlight>, a diode <highlight><bold>115</bold></highlight>, a capacitor <highlight><bold>116</bold></highlight>, a capacitor <highlight><bold>117</bold></highlight>, a diode <highlight><bold>118</bold></highlight>, a diode <highlight><bold>119</bold></highlight>, and a capacitor <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The present invention operates as follows: The current through an inductor <highlight><bold>113</bold></highlight> resists change; so at the start of the storage portion of the cycle, the inductor <highlight><bold>113</bold></highlight> current will be low and will increase as over the storage portion of the cycle. When the Vpp and Vnn voltages are near their regulated value, the transfer capacitor <highlight><bold>117</bold></highlight> and Vnn negative output storage capacitor <highlight><bold>120</bold></highlight> will be nearly fully charged and will present a lower current load at the start of the storage portion of the cycle. The current in the inductor and therefore in the NFET <highlight><bold>109</bold></highlight> will increase in the charge portion of the cycle until the current limit is reached, or the charge portion of the cycle is ended by the clock. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> When the NFET <highlight><bold>109</bold></highlight> is turned off for the transfer portion of the cycle, the inductor <highlight><bold>113</bold></highlight> current resists change and will cause the node <highlight><bold>114</bold></highlight> voltage to fly high until a load draws that amount of current out of the inductor, and the inductor current will then ramp down as the current charges the capacitors. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> In the comparator circuit <highlight><bold>132</bold></highlight>, the resistor string is made up of resistor <highlight><bold>146</bold></highlight>, resistor <highlight><bold>147</bold></highlight>, resistor <highlight><bold>148</bold></highlight>, and resistor <highlight><bold>149</bold></highlight> and divides the Vpp voltage for use by the comparators to compare to a voltage from a bandgap voltage reference (not shown). Comparator <highlight><bold>101</bold></highlight> regulates the Vpp voltage to 25 v. Comparator <highlight><bold>102</bold></highlight> senses if Vpp is above approximately 75% of Vpp regulation voltage. Comparator <highlight><bold>103</bold></highlight> inhibits the storage cycle if Vpp is below approximately 50% of the input supply. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The logic section <highlight><bold>134</bold></highlight> puts the regulator in the storage portion of the cycle with the output <highlight><bold>106</bold></highlight> high and the output <highlight><bold>107</bold></highlight> low, and puts the regulator in the boost portion of the cycle with the output <highlight><bold>106</bold></highlight> low and the output <highlight><bold>107</bold></highlight> high. The line <highlight><bold>105</bold></highlight> pulled low when NFET <highlight><bold>109</bold></highlight> reaches it&apos;s current limit and the comparator <highlight><bold>102</bold></highlight> sensing Vpp is above approximately 75% of the Vpp regulation voltage into the OR gate <highlight><bold>125</bold></highlight>, or the comparator <highlight><bold>103</bold></highlight> sensing the Vpp is below approximately 50% of the input supply into the AND gate <highlight><bold>126</bold></highlight>, will clear the D-FLIP-FLOP <highlight><bold>127</bold></highlight> and the regulator will stay in or go to the boost portion of the cycle. The clock going high sets the D-FLIP-FLOP <highlight><bold>127</bold></highlight> to start the storage portion of the cycle if the comparator <highlight><bold>103</bold></highlight> senses Vpp is above approximately 50% of the input supply and the comparator <highlight><bold>101</bold></highlight> senses Vpp is below the Vpp regulation voltage. The storage portion of the cycle ends and the boost portion of the cycle begins at the first of the clock going low or the clearing of the D-FLIP-FLOP <highlight><bold>127</bold></highlight> by AND gate <highlight><bold>126</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The level shifting circuit <highlight><bold>108</bold></highlight> is used to convert the 5 v signals from the logic section <highlight><bold>134</bold></highlight> to 12 v signals needed by the shunt circuit <highlight><bold>121</bold></highlight> and the pump circuit <highlight><bold>130</bold></highlight>, for example and other voltages could be used. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The pump circuit <highlight><bold>130</bold></highlight> sinks current from the inductor <highlight><bold>113</bold></highlight> and the transfer capacitor <highlight><bold>117</bold></highlight>. A current source to 5 v (not shown) is connected as a pull-up to the collector <highlight><bold>105</bold></highlight> of NPN <highlight><bold>112</bold></highlight>. The collector of NPN <highlight><bold>111</bold></highlight> is connected to the gate of NFET <highlight><bold>109</bold></highlight>. The bases of NPN <highlight><bold>111</bold></highlight> and NPN <highlight><bold>112</bold></highlight> are connected to the source of NFET <highlight><bold>109</bold></highlight> and the resistor <highlight><bold>110</bold></highlight>. When the NFET <highlight><bold>109</bold></highlight> is conducting in the storage portion of the cycle and the current through the resistor <highlight><bold>110</bold></highlight> causes a voltage of approximately 0.72 v on the bases of NPN <highlight><bold>111</bold></highlight> and NPN <highlight><bold>112</bold></highlight>, NPN <highlight><bold>111</bold></highlight> and NPN <highlight><bold>112</bold></highlight> to turn on indicating the current limit has been reached, NPN <highlight><bold>112</bold></highlight> pulls the gate of NFET <highlight><bold>109</bold></highlight> to a lower voltage to limit the NFET <highlight><bold>109</bold></highlight> current, and NPN&apos;s <highlight><bold>111</bold></highlight> collector pulls <highlight><bold>105</bold></highlight> low. If comparator <highlight><bold>102</bold></highlight> senses Vpp is above approximately 75% of Vpp regulation voltage, the logic section <highlight><bold>134</bold></highlight> will cause NFET <highlight><bold>109</bold></highlight> to turn off starting the boost portion of the cycle. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> When NFET <highlight><bold>109</bold></highlight> switches off to start the boost portion of the cycle, the inductor current will try to continue, and node <highlight><bold>114</bold></highlight> voltage flies high fast. The level shifting circuit <highlight><bold>108</bold></highlight> turns on PFET <highlight><bold>122</bold></highlight> in the shunt circuit <highlight><bold>121</bold></highlight>. Diode <highlight><bold>123</bold></highlight> prevents any shunt current while node <highlight><bold>114</bold></highlight> voltage is above the input supply voltage. When most of the inductor stored energy has been transferred to the Vpp positive output capacitor <highlight><bold>116</bold></highlight> and the transition capacitor <highlight><bold>117</bold></highlight>, and the boost portion of the cycle has not ended, the node <highlight><bold>114</bold></highlight> voltage will fall. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> When node <highlight><bold>114</bold></highlight> voltage falls lower than approximately 1 v below the input supply, PFET <highlight><bold>122</bold></highlight> shunts the inductor current to the input supply through the resistor <highlight><bold>144</bold></highlight> and diode <highlight><bold>123</bold></highlight>. In the storage portion of the cycle, PFET <highlight><bold>122</bold></highlight> is turned off and NFET <highlight><bold>124</bold></highlight> is turned on to pull the anode of diode <highlight><bold>123</bold></highlight> low so there is no current drawn. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The resistor <highlight><bold>141</bold></highlight>, the resistor <highlight><bold>142</bold></highlight>, the resistor <highlight><bold>143</bold></highlight>, and the gate capacitance of the PFET <highlight><bold>124</bold></highlight>, the PFET <highlight><bold>122</bold></highlight>, and the NFET <highlight><bold>109</bold></highlight> are used to form delays so the PFET <highlight><bold>122</bold></highlight> and the NFET <highlight><bold>109</bold></highlight> drive times do not overlap. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> When NFET <highlight><bold>109</bold></highlight> is conducting for the storage portion of the cycle, current is drawn from the input supply through the inductor <highlight><bold>113</bold></highlight> to build up the inductor&apos;s storage field, and through the series of transfer capacitor <highlight><bold>117</bold></highlight>, Vnn diode <highlight><bold>118</bold></highlight>, and Vnn negative output storage capacitor <highlight><bold>120</bold></highlight> to build up the negative charge on Vnn negative output storage capacitor <highlight><bold>120</bold></highlight>. When NFET <highlight><bold>109</bold></highlight> is turned off for the boost portion of the cycle, the inductor <highlight><bold>113</bold></highlight> output node <highlight><bold>114</bold></highlight> voltage flies high, and the inductor&apos;s storage field drives current through the diode <highlight><bold>115</bold></highlight> to build up the charge on the Vpp positive output storage capacitor <highlight><bold>116</bold></highlight>, and through the series of the transfer capacitor <highlight><bold>117</bold></highlight> and the diode <highlight><bold>119</bold></highlight> to build up the voltage on the transfer capacitor <highlight><bold>117</bold></highlight>. The highest voltage on node <highlight><bold>114</bold></highlight> will be the Vpp regulation voltage on the Vpp positive output storage capacitor <highlight><bold>116</bold></highlight> plus the voltage drop of diode <highlight><bold>115</bold></highlight>, and also the voltage on the transfer capacitor <highlight><bold>117</bold></highlight> plus the voltage drop of diode <highlight><bold>119</bold></highlight>. The highest voltage that can be transferred to the Vnn negative output storage capacitor <highlight><bold>120</bold></highlight> is the transfer capacitor <highlight><bold>117</bold></highlight> voltage minus the drop of diode <highlight><bold>118</bold></highlight>. In the circuit shown, the magnitude of Vnn negative voltage will be approximately 1 diode drop less than and not more than the positive voltage of Vpp. Vnn is unregulated and will change with the loading on Vpp and Vnn. Diodes can be added in series with the shown diodes to affect the relationship between Vpp and Vnn. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> When the regulator output loads are light and at times may be no load, a small inductor may be used. The energy storage of a smaller inductor is less, the inductor energy may be depleted before the end of many of the cycles, and so the ringing may occur in many of the cycles. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A power supply circuit for generating regulated voltages, comprising: 
<claim-text>a pump circuit to boost said voltages by employing a charge cycle; </claim-text>
<claim-text>a storage circuit to store said voltages; </claim-text>
<claim-text>a control circuit to regulate said storage of voltage; and </claim-text>
<claim-text>a shunt circuit to shunt said inductor ringing. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said storage circuit includes an inductor. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said storage circuit includes a positive voltage storage capacitor and a negative voltage storage capacitor. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said inductor stops dumping energy to said capacitors, said shunt circuit being turned on to shunt said inductor ringing. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein said shunt circuit includes a diode to activate said shunt circuit. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein said shunt circuit includes a pair of field effect transistors (FET). </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A power supply circuit for generating regulated voltages as in <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said pair of field effect transistors are of the opposite type.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001553A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001553A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001553A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001553A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
