Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Feb  2 12:32:36 2023
| Host         : zach-333-em3-21.engr.tamu.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file led_sw_wrapper_control_sets_placed.rpt
| Design       : led_sw_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    64 |
| Minimum Number of register sites lost to control set restrictions |   190 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             255 |          118 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |             225 |          119 |
| Yes          | No                    | No                     |             201 |           76 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             517 |          215 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                                                      Enable Signal                                                                                                     |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                        |                1 |              1 |
| ~led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
| ~led_sw_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                              |                1 |              1 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                        |                                                                                                                              |                2 |              2 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                      | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                              |                                                                                                                              |                1 |              2 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                   |                1 |              3 |
| ~led_sw_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_1[3]_i_1_n_0                                                                                                                                                               | led_sw_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      |                                                                                                                              |                4 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                  |                2 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/led/U0/gpio_core_1/Read_Reg_Rst                                                                                     |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                2 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | led_sw_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0    |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                              | led_sw_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                 |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                              | led_sw_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                 |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                            | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                        |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                      | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                        |                2 |              4 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[3]_i_1_n_0                                                                                                                                                                   | led_sw_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                        |                1 |              4 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                3 |              5 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                         | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              5 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                          | led_sw_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                2 |              6 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                       |                                                                                                                              |                2 |              6 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                      |                                                                                                                              |                2 |              6 |
| ~led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                        |                                                                                                                              |                2 |              8 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                  | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                4 |              8 |
|  led_sw_i/mdm_1/U0/Dbg_Update_0   | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                |                                                                                                                              |                3 |              8 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_i_1_n_0                                                                                                                                               |                                                                                                                              |                3 |              8 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                      |                                                                                                                              |                1 |              8 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                                                                     |                                                                                                                              |                1 |              8 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1 |                                                                                                                              |                7 |              8 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                             | led_sw_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                2 |              8 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1_n_0                                                                                                                                                    |                                                                                                                              |                2 |              8 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                                                                     |                                                                                                                              |                1 |              8 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                             |                                                                                                                              |                5 |              9 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                              |                                                                                                                              |                5 |              9 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                4 |             10 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                              | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             16 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                        |                4 |             16 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             19 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                       | led_sw_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                6 |             23 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                        | led_sw_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                7 |             23 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                             |               23 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                   | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |               19 |             32 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                   |                                                                                                                              |               14 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     |                                                                                                                              |                9 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               12 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/E[0]                                                                                                                                | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               11 |             32 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               30 |             59 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  | led_sw_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                        |                                                                                                                              |               23 |             61 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2                                                                         |                                                                                                                              |               11 |             75 |
|  led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                        |                                                                                                                              |               50 |            117 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][46]                                                                                                                            |                                                                                                                              |               16 |            128 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               77 |            142 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                        |                                                                                                                              |               72 |            158 |
|  led_sw_i/clk_wiz_1/inst/clk_out1 | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                          | led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               90 |            220 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


