/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  reg [19:0] celloutsig_0_32z;
  wire [29:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((celloutsig_1_8z | celloutsig_1_9z[0]) & (celloutsig_1_4z | celloutsig_1_10z));
  assign celloutsig_0_22z = ~((celloutsig_0_5z | celloutsig_0_6z[1]) & (celloutsig_0_4z | celloutsig_0_8z[7]));
  assign celloutsig_1_7z = ~(celloutsig_1_6z[2] ^ celloutsig_1_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z ^ celloutsig_0_1z);
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_1z } + celloutsig_1_5z[4:2];
  assign celloutsig_1_15z = { celloutsig_1_9z[2:0], celloutsig_1_7z } + celloutsig_1_5z[6:3];
  assign celloutsig_0_17z = { celloutsig_0_3z[4:1], celloutsig_0_5z } + { in_data[36:35], celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[103:98] >= in_data[122:117];
  assign celloutsig_1_4z = celloutsig_1_3z[3:0] >= { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = in_data[164:161] >= { in_data[113:111], celloutsig_1_12z };
  assign celloutsig_0_9z = in_data[88:86] >= celloutsig_0_3z[2:0];
  assign celloutsig_0_1z = celloutsig_0_0z >= in_data[93:88];
  assign celloutsig_0_4z = { in_data[88:71], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[2], celloutsig_1_5z } <= celloutsig_1_2z[12:5];
  assign celloutsig_0_10z = { celloutsig_0_0z[5:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z } <= { in_data[61:54], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z } <= { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_3z[2] & ~(in_data[127]);
  assign celloutsig_1_16z = celloutsig_1_14z & ~(celloutsig_1_3z[4]);
  assign celloutsig_0_14z = { in_data[57:56], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_23z[12] ? { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z } : { celloutsig_0_6z[2], celloutsig_0_18z, celloutsig_0_23z[25:13], 1'h0, celloutsig_0_23z[11:0], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_23z = celloutsig_0_2z ? { celloutsig_0_8z[10:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } : { in_data[10:8], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_0z[5] ? in_data[45:41] : { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z[1], celloutsig_0_2z, celloutsig_0_2z } != in_data[20:18];
  assign celloutsig_1_2z = - { in_data[124:114], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = - { celloutsig_1_2z[4:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = - in_data[47:45];
  assign celloutsig_0_12z = - celloutsig_0_6z;
  assign celloutsig_0_16z = - { in_data[47:46], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[63:60], celloutsig_0_5z, celloutsig_0_2z } !== celloutsig_0_8z[7:2];
  assign celloutsig_0_20z = { in_data[19], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_17z } !== { celloutsig_0_16z[4:1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[38:29], celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[178:176];
  assign celloutsig_1_14z = | celloutsig_1_9z[4:0];
  assign celloutsig_1_18z = { celloutsig_1_2z[10:4], celloutsig_1_14z, celloutsig_1_7z } <<< { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_0z = in_data[11:6] ^ in_data[91:86];
  assign celloutsig_1_9z = { celloutsig_1_6z[0], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z } ^ celloutsig_1_3z[7:2];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z } ^ { in_data[41:35], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_21z = ~((celloutsig_0_16z[1] & celloutsig_0_8z[11]) | celloutsig_0_20z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_32z = 20'h00000;
    else if (clkin_data[64]) celloutsig_0_32z = celloutsig_0_14z[24:5];
  always_latch
    if (clkin_data[32]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[96]) celloutsig_1_5z = { celloutsig_1_3z[3:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] & celloutsig_0_0z[2]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[102:99], out_data[96], out_data[98] } = ~ { celloutsig_1_18z[4:1], celloutsig_1_17z, celloutsig_1_12z };
  assign { out_data[136:128], out_data[97], out_data[51:32], out_data[29:0] } = { celloutsig_1_18z, out_data[98], celloutsig_0_32z, celloutsig_0_33z };
endmodule
