#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 18:01:53 2024
# Process ID: 31388
# Current directory: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1
# Command line: vivado.exe -log Test_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Test_1_wrapper.tcl -notrace
# Log file: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper.vdi
# Journal file: C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1\vivado.jou
# Running On        :TUF-F15
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16781 MB
# Swap memory       :17179 MB
# Total Virtual     :33961 MB
# Available Virtual :11744 MB
#-----------------------------------------------------------
source Test_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 593.387 ; gain = 262.828
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top Test_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_DataBufferAxi_0_0/Test_1_DataBufferAxi_0_0.dcp' for cell 'Test_1_i/DataBufferAxi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_al_ultra96v2_0_0/Test_1_al_ultra96v2_0_0.dcp' for cell 'Test_1_i/al_ultra96v2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_0/Test_1_axi_gpio_0_0.dcp' for cell 'Test_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_0/Test_1_axi_gpio_1_0.dcp' for cell 'Test_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_10_0/Test_1_axi_gpio_10_0.dcp' for cell 'Test_1_i/axi_gpio_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_0/Test_1_axi_gpio_2_0.dcp' for cell 'Test_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_0/Test_1_axi_gpio_3_0.dcp' for cell 'Test_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_0/Test_1_axi_gpio_4_0.dcp' for cell 'Test_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_0/Test_1_axi_gpio_5_0.dcp' for cell 'Test_1_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_7_0/Test_1_axi_gpio_7_0.dcp' for cell 'Test_1_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_8_0/Test_1_axi_gpio_8_0.dcp' for cell 'Test_1_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_9_0/Test_1_axi_gpio_9_0.dcp' for cell 'Test_1_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_0/Test_1_ila_0_0.dcp' for cell 'Test_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_pulse_generator_1_0/Test_1_pulse_generator_1_0.dcp' for cell 'Test_1_i/pulse_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_0/Test_1_rst_ps8_0_99M_0.dcp' for cell 'Test_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_zynq_ultra_ps_e_0_0/Test_1_zynq_ultra_ps_e_0_0.dcp' for cell 'Test_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_xbar_0/Test_1_xbar_0.dcp' for cell 'Test_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0.dcp' for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_0/Test_1_auto_pc_0.dcp' for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1.dcp' for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_pc_1/Test_1_auto_pc_1.dcp' for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1772.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Test_1_i/ila_0 UUID: d3ebf887-c193-55f5-84b7-95713788878d 
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_0/Test_1_axi_gpio_0_0_board.xdc] for cell 'Test_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_0/Test_1_axi_gpio_0_0_board.xdc] for cell 'Test_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_0/Test_1_axi_gpio_0_0.xdc] for cell 'Test_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_0_0/Test_1_axi_gpio_0_0.xdc] for cell 'Test_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_0/Test_1_axi_gpio_1_0_board.xdc] for cell 'Test_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_0/Test_1_axi_gpio_1_0_board.xdc] for cell 'Test_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_0/Test_1_axi_gpio_1_0.xdc] for cell 'Test_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_1_0/Test_1_axi_gpio_1_0.xdc] for cell 'Test_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_10_0/Test_1_axi_gpio_10_0_board.xdc] for cell 'Test_1_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_10_0/Test_1_axi_gpio_10_0_board.xdc] for cell 'Test_1_i/axi_gpio_10/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_10_0/Test_1_axi_gpio_10_0.xdc] for cell 'Test_1_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_10_0/Test_1_axi_gpio_10_0.xdc] for cell 'Test_1_i/axi_gpio_10/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_0/Test_1_axi_gpio_2_0_board.xdc] for cell 'Test_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_0/Test_1_axi_gpio_2_0_board.xdc] for cell 'Test_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_0/Test_1_axi_gpio_2_0.xdc] for cell 'Test_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_2_0/Test_1_axi_gpio_2_0.xdc] for cell 'Test_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_0/Test_1_axi_gpio_3_0_board.xdc] for cell 'Test_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_0/Test_1_axi_gpio_3_0_board.xdc] for cell 'Test_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_0/Test_1_axi_gpio_3_0.xdc] for cell 'Test_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_3_0/Test_1_axi_gpio_3_0.xdc] for cell 'Test_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_0/Test_1_axi_gpio_4_0_board.xdc] for cell 'Test_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_0/Test_1_axi_gpio_4_0_board.xdc] for cell 'Test_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_0/Test_1_axi_gpio_4_0.xdc] for cell 'Test_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_4_0/Test_1_axi_gpio_4_0.xdc] for cell 'Test_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_0/Test_1_axi_gpio_5_0_board.xdc] for cell 'Test_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_0/Test_1_axi_gpio_5_0_board.xdc] for cell 'Test_1_i/axi_gpio_5/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_0/Test_1_axi_gpio_5_0.xdc] for cell 'Test_1_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_5_0/Test_1_axi_gpio_5_0.xdc] for cell 'Test_1_i/axi_gpio_5/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_7_0/Test_1_axi_gpio_7_0_board.xdc] for cell 'Test_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_7_0/Test_1_axi_gpio_7_0_board.xdc] for cell 'Test_1_i/axi_gpio_7/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_7_0/Test_1_axi_gpio_7_0.xdc] for cell 'Test_1_i/axi_gpio_7/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_7_0/Test_1_axi_gpio_7_0.xdc] for cell 'Test_1_i/axi_gpio_7/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_8_0/Test_1_axi_gpio_8_0_board.xdc] for cell 'Test_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_8_0/Test_1_axi_gpio_8_0_board.xdc] for cell 'Test_1_i/axi_gpio_8/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_8_0/Test_1_axi_gpio_8_0.xdc] for cell 'Test_1_i/axi_gpio_8/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_8_0/Test_1_axi_gpio_8_0.xdc] for cell 'Test_1_i/axi_gpio_8/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_9_0/Test_1_axi_gpio_9_0_board.xdc] for cell 'Test_1_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_9_0/Test_1_axi_gpio_9_0_board.xdc] for cell 'Test_1_i/axi_gpio_9/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_9_0/Test_1_axi_gpio_9_0.xdc] for cell 'Test_1_i/axi_gpio_9/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_axi_gpio_9_0/Test_1_axi_gpio_9_0.xdc] for cell 'Test_1_i/axi_gpio_9/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Test_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Test_1_i/ila_0/inst'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Test_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Test_1_i/ila_0/inst'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_0/Test_1_rst_ps8_0_99M_0_board.xdc] for cell 'Test_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_0/Test_1_rst_ps8_0_99M_0_board.xdc] for cell 'Test_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_0/Test_1_rst_ps8_0_99M_0.xdc] for cell 'Test_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_rst_ps8_0_99M_0/Test_1_rst_ps8_0_99M_0.xdc] for cell 'Test_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_zynq_ultra_ps_e_0_0/Test_1_zynq_ultra_ps_e_0_0.xdc] for cell 'Test_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_zynq_ultra_ps_e_0_0/Test_1_zynq_ultra_ps_e_0_0.xdc] for cell 'Test_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_0/Test_1_auto_ds_0_clocks.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.gen/sources_1/bd/Test_1/ip/Test_1_auto_ds_1/Test_1_auto_ds_1_clocks.xdc] for cell 'Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 34 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2445.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 132 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 60 instances

34 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2445.484 ; gain = 1789.848
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2485.129 ; gain = 39.645

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24e0fbab4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2890.770 ; gain = 405.641

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 68a13660a6bad02a.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3303.957 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3303.957 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 13849203b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801
Phase 1.1 Core Generation And Design Setup | Checksum: 13849203b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13849203b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801
Phase 1 Initialization | Checksum: 13849203b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13849203b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13849203b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801
Phase 2 Timer Update And Timing Data Collection | Checksum: 13849203b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.957 ; gain = 20.801

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 134 pins
INFO: [Opt 31-138] Pushed 18 inverter(s) to 3204 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell Test_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 185e553fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3303.957 ; gain = 20.801
Retarget | Checksum: 185e553fc
INFO: [Opt 31-389] Phase Retarget created 87 cells and removed 427 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 1cf363c67

Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3303.957 ; gain = 20.801
Constant propagation | Checksum: 1cf363c67
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 94 cells
INFO: [Opt 31-1021] In phase Constant propagation, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b957b1de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.957 ; gain = 20.801
Sweep | Checksum: 1b957b1de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 558 cells
INFO: [Opt 31-1021] In phase Sweep, 1208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b957b1de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.957 ; gain = 20.801
BUFG optimization | Checksum: 1b957b1de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b957b1de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.957 ; gain = 20.801
Shift Register Optimization | Checksum: 1b957b1de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 27 pins
Phase 8 Post Processing Netlist | Checksum: 1aa01687e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.957 ; gain = 20.801
Post Processing Netlist | Checksum: 1aa01687e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 123 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a2405c0b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.957 ; gain = 20.801

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3303.957 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a2405c0b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.957 ; gain = 20.801
Phase 9 Finalization | Checksum: 1a2405c0b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.957 ; gain = 20.801
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              87  |             427  |                                            119  |
|  Constant propagation         |              22  |              94  |                                            103  |
|  Sweep                        |               0  |             558  |                                           1208  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            123  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a2405c0b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3303.957 ; gain = 20.801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 99 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 57 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 57 Total Ports: 198
Ending PowerOpt Patch Enables Task | Checksum: 1bbe5fcbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3817.781 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bbe5fcbd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3817.781 ; gain = 513.824

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 188372864

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3817.781 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 188372864

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.781 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3817.781 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 188372864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3817.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 3817.781 ; gain = 1372.297
INFO: [Vivado 12-24828] Executing command : report_drc -file Test_1_wrapper_drc_opted.rpt -pb Test_1_wrapper_drc_opted.pb -rpx Test_1_wrapper_drc_opted.rpx
Command: report_drc -file Test_1_wrapper_drc_opted.rpt -pb Test_1_wrapper_drc_opted.pb -rpx Test_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4338.207 ; gain = 520.426
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 4338.207 ; gain = 520.426
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4338.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4338.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa635ee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4338.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c947f1bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2519f2684

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2519f2684

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4338.207 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2519f2684

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2669a7586

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 224a92995

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1cc922c7c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1cc922c7c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1d9526b16

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2143e99c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2143e99c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2143e99c7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1a52aeefa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a52aeefa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d2f2be6c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4338.207 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c2e6dc19

Time (s): cpu = 00:02:54 ; elapsed = 00:01:47 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 374 LUTNM shape to break, 1206 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 56, two critical 318, total 374, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 915 nets or LUTs. Breaked 374 LUTs, combined 541 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 20 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 57 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 57 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 4512.473 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 22 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4512.473 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4512.473 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          374  |            541  |                   915  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    12  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           28  |              0  |                    16  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          402  |            541  |                   943  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2a2b8a575

Time (s): cpu = 00:03:00 ; elapsed = 00:01:53 . Memory (MB): peak = 4512.473 ; gain = 174.266
Phase 2.4 Global Placement Core | Checksum: 25b1c035d

Time (s): cpu = 00:03:12 ; elapsed = 00:02:00 . Memory (MB): peak = 4512.473 ; gain = 174.266
Phase 2 Global Placement | Checksum: 25b1c035d

Time (s): cpu = 00:03:12 ; elapsed = 00:02:00 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24ee6d9e6

Time (s): cpu = 00:03:24 ; elapsed = 00:02:07 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 271aa5bc9

Time (s): cpu = 00:03:29 ; elapsed = 00:02:10 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 27b25d77c

Time (s): cpu = 00:04:07 ; elapsed = 00:02:34 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 229b27d17

Time (s): cpu = 00:04:21 ; elapsed = 00:02:47 . Memory (MB): peak = 4512.473 ; gain = 174.266
Phase 3.3.2 Slice Area Swap | Checksum: 229b27d17

Time (s): cpu = 00:04:21 ; elapsed = 00:02:47 . Memory (MB): peak = 4512.473 ; gain = 174.266
Phase 3.3 Small Shape DP | Checksum: 2408406b6

Time (s): cpu = 00:04:47 ; elapsed = 00:03:00 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2d29c6fbc

Time (s): cpu = 00:04:48 ; elapsed = 00:03:02 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2f2da9105

Time (s): cpu = 00:04:49 ; elapsed = 00:03:03 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23603ca40

Time (s): cpu = 00:05:19 ; elapsed = 00:03:25 . Memory (MB): peak = 4512.473 ; gain = 174.266
Phase 3 Detail Placement | Checksum: 23603ca40

Time (s): cpu = 00:05:19 ; elapsed = 00:03:25 . Memory (MB): peak = 4512.473 ; gain = 174.266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28e90e766

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.534 | TNS=-13.926 |
Phase 1 Physical Synthesis Initialization | Checksum: 132f8b8db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 4646.422 ; gain = 1.715
INFO: [Place 46-32] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in, BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 46-35] Processed net Test_1_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2], inserted BUFG to drive 2447 loads.
INFO: [Place 46-32] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0], BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 2.
Ending Physical Synthesis Task | Checksum: 350634769

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4649.453 ; gain = 4.746
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ec0f1319

Time (s): cpu = 00:06:04 ; elapsed = 00:03:58 . Memory (MB): peak = 4649.453 ; gain = 311.246

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.020. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28d7d2c48

Time (s): cpu = 00:06:37 ; elapsed = 00:04:30 . Memory (MB): peak = 4803.293 ; gain = 465.086

Time (s): cpu = 00:06:37 ; elapsed = 00:04:30 . Memory (MB): peak = 4803.293 ; gain = 465.086
Phase 4.1 Post Commit Optimization | Checksum: 28d7d2c48

Time (s): cpu = 00:06:37 ; elapsed = 00:04:31 . Memory (MB): peak = 4803.293 ; gain = 465.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28df0bbad

Time (s): cpu = 00:06:51 ; elapsed = 00:04:39 . Memory (MB): peak = 4891.176 ; gain = 552.969

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28df0bbad

Time (s): cpu = 00:06:51 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.176 ; gain = 552.969
Phase 4.3 Placer Reporting | Checksum: 28df0bbad

Time (s): cpu = 00:06:51 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.176 ; gain = 552.969

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4891.176 ; gain = 0.000

Time (s): cpu = 00:06:51 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.176 ; gain = 552.969
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 249dd5dc5

Time (s): cpu = 00:06:51 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.176 ; gain = 552.969
Ending Placer Task | Checksum: 20f9fc4bb

Time (s): cpu = 00:06:51 ; elapsed = 00:04:40 . Memory (MB): peak = 4891.176 ; gain = 552.969
132 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:56 ; elapsed = 00:04:43 . Memory (MB): peak = 4891.176 ; gain = 552.969
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Test_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Test_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Test_1_wrapper_utilization_placed.rpt -pb Test_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4891.176 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4891.176 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4891.176 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 23.00s |  WALL: 15.73s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4891.176 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.054 |
Phase 1 Physical Synthesis Initialization | Checksum: 178b65b61

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.054 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 178b65b61

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.054 |
INFO: [Physopt 32-702] Processed net Test_1_i/al_ultra96v2_0/inst/soc/dmem/rdata[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1].  Re-placed instance Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[1]
INFO: [Physopt 32-735] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.020 |
INFO: [Physopt 32-81] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4891.176 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 178b65b61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4891.176 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 178b65b61

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4891.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4891.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.047  |          0.054  |            1  |              0  |                     2  |           0  |           2  |  00:00:02  |
|  Total          |          0.047  |          0.054  |            1  |              0  |                     2  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4891.176 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e87594b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4891.176 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4891.176 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4891.176 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4891.176 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 21593b4b ConstDB: 0 ShapeSum: 1a4ec388 RouteDB: c68b15b1
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 4891.176 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7889016b | NumContArr: b1740171 | Constraints: 939c2a47 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2804227c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2804227c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2804227c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 221f3c210

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2e3b5bba8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.567  | TNS=0.000  | WHS=-0.068 | THS=-34.858|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 28e51860f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4891.176 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.567  | TNS=0.000  | WHS=-0.071 | THS=-0.872 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 304130cf1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4891.176 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000274382 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45270
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33946
  Number of Partially Routed Nets     = 11324
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 239498cf1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 239498cf1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4891.176 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b65a3013

Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 4910.707 ; gain = 19.531
Phase 4 Initial Routing | Checksum: 1c422acfe

Time (s): cpu = 00:01:38 ; elapsed = 00:00:49 . Memory (MB): peak = 4910.707 ; gain = 19.531

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 12128
 Number of Nodes with overlaps = 1279
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.734 | TNS=-235.934| WHS=-0.019 | THS=-0.064 |

Phase 5.1 Global Iteration 0 | Checksum: 1755d24e0

Time (s): cpu = 00:03:48 ; elapsed = 00:01:52 . Memory (MB): peak = 4910.707 ; gain = 19.531

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.387 | TNS=-18.138| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 186417b71

Time (s): cpu = 00:04:08 ; elapsed = 00:02:03 . Memory (MB): peak = 5019.289 ; gain = 128.113

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.224 | TNS=-2.403 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1fe84eb3e

Time (s): cpu = 00:04:31 ; elapsed = 00:02:17 . Memory (MB): peak = 5077.660 ; gain = 186.484

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.210 | TNS=-1.971 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1e22a3302

Time (s): cpu = 00:04:54 ; elapsed = 00:02:31 . Memory (MB): peak = 5132.156 ; gain = 240.980

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.272 | WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 1a3bac396

Time (s): cpu = 00:05:10 ; elapsed = 00:02:41 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 5.6 Global Iteration 5
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.230 | TNS=-0.896 | WHS=N/A    | THS=N/A    |

Phase 5.6 Global Iteration 5 | Checksum: 2613e08b9

Time (s): cpu = 00:05:23 ; elapsed = 00:02:51 . Memory (MB): peak = 5174.973 ; gain = 283.797
Phase 5 Rip-up And Reroute | Checksum: 2613e08b9

Time (s): cpu = 00:05:23 ; elapsed = 00:02:51 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.272 | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.272 | WHS=0.011  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 185b33f62

Time (s): cpu = 00:05:38 ; elapsed = 00:02:59 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 185b33f62

Time (s): cpu = 00:05:38 ; elapsed = 00:02:59 . Memory (MB): peak = 5174.973 ; gain = 283.797
Phase 6 Delay and Skew Optimization | Checksum: 185b33f62

Time (s): cpu = 00:05:38 ; elapsed = 00:02:59 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.171 | TNS=-1.008 | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2399ec827

Time (s): cpu = 00:05:44 ; elapsed = 00:03:02 . Memory (MB): peak = 5174.973 ; gain = 283.797
Phase 7 Post Hold Fix | Checksum: 2399ec827

Time (s): cpu = 00:05:44 ; elapsed = 00:03:02 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.80929 %
  Global Horizontal Routing Utilization  = 6.44927 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7277%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.564%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2399ec827

Time (s): cpu = 00:05:45 ; elapsed = 00:03:02 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2399ec827

Time (s): cpu = 00:05:45 ; elapsed = 00:03:02 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2399ec827

Time (s): cpu = 00:05:49 ; elapsed = 00:03:04 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2399ec827

Time (s): cpu = 00:05:49 ; elapsed = 00:03:04 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2399ec827

Time (s): cpu = 00:05:49 ; elapsed = 00:03:04 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.171 | TNS=-1.008 | WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 2399ec827

Time (s): cpu = 00:05:50 ; elapsed = 00:03:04 . Memory (MB): peak = 5174.973 ; gain = 283.797
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-0.883 | WHS=0.011 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 2399ec827

Time (s): cpu = 00:06:13 ; elapsed = 00:03:20 . Memory (MB): peak = 5174.973 ; gain = 283.797

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-0.883 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.073. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_3_bram_6_n_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.071. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_3_bram_6_n_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.069. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_3_bram_4_n_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_6_n_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.038. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_0[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.034. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[3]_0[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_3_n_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.002. Path group: clk_pl_0. Processed net: Test_1_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_32_n_1.
INFO: [Physopt 32-735] Processed net Test_1_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_4_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5174.973 ; gain = 0.000
Phase 14.2 Critical Path Optimization | Checksum: 1ce9a4a66

Time (s): cpu = 00:06:18 ; elapsed = 00:03:23 . Memory (MB): peak = 5174.973 ; gain = 283.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 1ce9a4a66

Time (s): cpu = 00:06:19 ; elapsed = 00:03:24 . Memory (MB): peak = 5174.973 ; gain = 283.797
Total Elapsed time in route_design: 203.726 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 175f78417

Time (s): cpu = 00:06:19 ; elapsed = 00:03:24 . Memory (MB): peak = 5174.973 ; gain = 283.797
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 175f78417

Time (s): cpu = 00:06:20 ; elapsed = 00:03:24 . Memory (MB): peak = 5174.973 ; gain = 283.797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:30 ; elapsed = 00:03:31 . Memory (MB): peak = 5174.973 ; gain = 283.797
INFO: [Vivado 12-24828] Executing command : report_drc -file Test_1_wrapper_drc_routed.rpt -pb Test_1_wrapper_drc_routed.pb -rpx Test_1_wrapper_drc_routed.rpx
Command: report_drc -file Test_1_wrapper_drc_routed.rpt -pb Test_1_wrapper_drc_routed.pb -rpx Test_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file Test_1_wrapper_methodology_drc_routed.rpt -pb Test_1_wrapper_methodology_drc_routed.pb -rpx Test_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Test_1_wrapper_methodology_drc_routed.rpt -pb Test_1_wrapper_methodology_drc_routed.pb -rpx Test_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Test_1_wrapper_timing_summary_routed.rpt -pb Test_1_wrapper_timing_summary_routed.pb -rpx Test_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Test_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Test_1_wrapper_route_status.rpt -pb Test_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Test_1_wrapper_power_routed.rpt -pb Test_1_wrapper_power_summary_routed.pb -rpx Test_1_wrapper_power_routed.rpx
Command: report_power -file Test_1_wrapper_power_routed.rpt -pb Test_1_wrapper_power_summary_routed.pb -rpx Test_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
215 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Test_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Test_1_wrapper_bus_skew_routed.rpt -pb Test_1_wrapper_bus_skew_routed.pb -rpx Test_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 5174.973 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5174.973 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5174.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 5174.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5174.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5174.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data-Mobility-Optimization-ML-IoT/Hardware/Vivado/Debug/Debug/Debug.runs/impl_1/Test_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force Test_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A1)+(A4*(~A1)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 91 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Test_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], Test_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 65 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Test_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 5174.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 18:14:28 2024...
