#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 20 12:27:08 2019
# Process ID: 14520
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14772 C:\Users\FoersterGame\Documents\GitHub\ENES246\-7ControlPath\2_3_For_Combinational\2_3_ForLoop_Combinational.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_ForLoop_Combinational' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.ip_user_files', nor could it be found using path 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_ForLoop_Combinational/2_3_ForLoop_Combinational.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 20 12:27:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.runs/synth_1/runme.log
[Wed Feb 20 12:27:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.srcs/constrs_1/imports/2_3_ForLoop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_For_Combinational/2_3_ForLoop_Combinational.srcs/constrs_1/imports/2_3_ForLoop/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.473 ; gain = 343.422
report_utilization -name utilization_1
close_project
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_Not_For_Clocked/Not_For_Clocked.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-7ControlPath/2_3_Not_For_Clocked/Not_For_Clocked.ip_user_files', nor could it be found using path 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 13:34:42 2019...
