v 20110115 2
T 2500 2600 9 14 1 1 0 4 1
XC6SLX9
T 300 5800 8 10 0 0 0 0 1
description=Spartan-6 LX9 FPGA
T 300 5600 8 10 0 0 0 0 1
footprint=LQFP144_20
T 4400 4300 8 10 1 1 0 6 1
refdes=U?
T 300 6200 8 10 0 0 0 0 1
numslots=0
B 500 500 4000 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 6000 8 10 0 0 0 0 1
device=XC6SLX9
T 2500 2400 9 10 1 1 0 4 1
I/O BANK 0
P 4800 3400 4500 3400 1 0 0
{
T 4600 3450 5 8 1 1 0 0 1
pinnumber=127
T 4600 3550 5 8 0 1 0 2 1
pinseq=127
T 4450 3400 9 8 1 1 0 7 1
pinlabel=(GCLK15) L36P
T 4450 3400 5 8 0 1 0 8 1
pintype=io
}
P 200 3400 500 3400 1 0 0
{
T 405 3445 5 8 1 1 0 6 1
pinnumber=142
T 400 3550 5 8 0 1 0 8 1
pinseq=142
T 555 3395 9 8 1 1 0 1 1
pinlabel=L2P
T 550 3400 5 8 0 1 0 2 1
pintype=io
}
P 200 3200 500 3200 1 0 0
{
T 405 3245 5 8 1 1 0 6 1
pinnumber=141
T 400 3350 5 8 0 1 0 8 1
pinseq=141
T 555 3195 9 8 1 1 0 1 1
pinlabel=L2N
T 550 3200 5 8 0 1 0 2 1
pintype=io
}
P 200 2900 500 2900 1 0 0
{
T 405 2945 5 8 1 1 0 6 1
pinnumber=140
T 400 3050 5 8 0 1 0 8 1
pinseq=140
T 555 2895 9 8 1 1 0 1 1
pinlabel=L3P
T 550 2900 5 8 0 1 0 2 1
pintype=io
}
P 200 2700 500 2700 1 0 0
{
T 405 2745 5 8 1 1 0 6 1
pinnumber=139
T 400 2850 5 8 0 1 0 8 1
pinseq=139
T 555 2695 9 8 1 1 0 1 1
pinlabel=L3N
T 550 2700 5 8 0 1 0 2 1
pintype=io
}
P 200 2400 500 2400 1 0 0
{
T 405 2445 5 8 1 1 0 6 1
pinnumber=138
T 400 2550 5 8 0 1 0 8 1
pinseq=138
T 555 2395 9 8 1 1 0 1 1
pinlabel=L4P
T 550 2400 5 8 0 1 0 2 1
pintype=io
}
P 200 2200 500 2200 1 0 0
{
T 405 2245 5 8 1 1 0 6 1
pinnumber=137
T 400 2350 5 8 0 1 0 8 1
pinseq=137
T 555 2195 9 8 1 1 0 1 1
pinlabel=L4N
T 550 2200 5 8 0 1 0 2 1
pintype=io
}
P 200 1900 500 1900 1 0 0
{
T 405 1945 5 8 1 1 0 6 1
pinnumber=134
T 400 2050 5 8 0 1 0 8 1
pinseq=134
T 555 1895 9 8 1 1 0 1 1
pinlabel=L34P (GCLK19)
T 550 1900 5 8 0 1 0 2 1
pintype=io
}
P 200 1700 500 1700 1 0 0
{
T 405 1745 5 8 1 1 0 6 1
pinnumber=133
T 400 1850 5 8 0 1 0 8 1
pinseq=133
T 555 1695 9 8 1 1 0 1 1
pinlabel=L34N (GCLK18)
T 550 1700 5 8 0 1 0 2 1
pintype=io
}
P 200 1400 500 1400 1 0 0
{
T 405 1445 5 8 1 1 0 6 1
pinnumber=132
T 400 1550 5 8 0 1 0 8 1
pinseq=132
T 555 1395 9 8 1 1 0 1 1
pinlabel=L35P (GCLK17)
T 550 1400 5 8 0 1 0 2 1
pintype=io
}
P 200 1200 500 1200 1 0 0
{
T 405 1245 5 8 1 1 0 6 1
pinnumber=131
T 400 1350 5 8 0 1 0 8 1
pinseq=131
T 555 1195 9 8 1 1 0 1 1
pinlabel=L35N (GCLK16)
T 550 1200 5 8 0 1 0 2 1
pintype=io
}
P 4800 3200 4500 3200 1 0 0
{
T 4600 3250 5 8 1 1 0 0 1
pinnumber=126
T 4600 3350 5 8 0 1 0 2 1
pinseq=126
T 4450 3200 9 8 1 1 0 7 1
pinlabel=(GCLK14) L36N
T 4450 3200 5 8 0 1 0 8 1
pintype=io
}
P 4800 2700 4500 2700 1 0 0
{
T 4600 2750 5 8 1 1 0 0 1
pinnumber=123
T 4600 2850 5 8 0 1 0 2 1
pinseq=123
T 4450 2700 9 8 1 1 0 7 1
pinlabel=(GCLK12) L37N
T 4450 2700 5 8 0 1 0 8 1
pintype=io
}
P 4800 2900 4500 2900 1 0 0
{
T 4600 2950 5 8 1 1 0 0 1
pinnumber=124
T 4600 3050 5 8 0 1 0 2 1
pinseq=124
T 4450 2900 9 8 1 1 0 7 1
pinlabel=(GCLK13) L37P
T 4450 2900 5 8 0 1 0 8 1
pintype=io
}
P 4800 2200 4500 2200 1 0 0
{
T 4600 2250 5 8 1 1 0 0 1
pinnumber=118
T 4600 2350 5 8 0 1 0 2 1
pinseq=118
T 4450 2200 9 8 1 1 0 7 1
pinlabel=(SCP6) L63N
T 4450 2200 5 8 0 1 0 8 1
pintype=io
}
P 4800 2400 4500 2400 1 0 0
{
T 4600 2450 5 8 1 1 0 0 1
pinnumber=119
T 4600 2550 5 8 0 1 0 2 1
pinseq=119
T 4450 2400 9 8 1 1 0 7 1
pinlabel=(SCP7) L63P
T 4450 2400 5 8 0 1 0 8 1
pintype=io
}
P 4800 1700 4500 1700 1 0 0
{
T 4600 1750 5 8 1 1 0 0 1
pinnumber=116
T 4600 1850 5 8 0 1 0 2 1
pinseq=116
T 4450 1700 9 8 1 1 0 7 1
pinlabel=(SCP4) L64N
T 4450 1700 5 8 0 1 0 8 1
pintype=io
}
P 4800 1900 4500 1900 1 0 0
{
T 4600 1950 5 8 1 1 0 0 1
pinnumber=117
T 4600 2050 5 8 0 1 0 2 1
pinseq=117
T 4450 1900 9 8 1 1 0 7 1
pinlabel=(SCP5) L64P
T 4450 1900 5 8 0 1 0 8 1
pintype=io
}
P 4800 1200 4500 1200 1 0 0
{
T 4600 1250 5 8 1 1 0 0 1
pinnumber=114
T 4600 1350 5 8 0 1 0 2 1
pinseq=114
T 4450 1200 9 8 1 1 0 7 1
pinlabel=(SCP2) L65N
T 4450 1200 5 8 0 1 0 8 1
pintype=io
}
P 4800 1400 4500 1400 1 0 0
{
T 4600 1450 5 8 1 1 0 0 1
pinnumber=115
T 4600 1550 5 8 0 1 0 2 1
pinseq=115
T 4450 1400 9 8 1 1 0 7 1
pinlabel=(SCP3) L65P
T 4450 1400 5 8 0 1 0 8 1
pintype=io
}
P 4800 700 4500 700 1 0 0
{
T 4600 750 5 8 1 1 0 0 1
pinnumber=111
T 4600 850 5 8 0 1 0 2 1
pinseq=111
T 4450 700 9 8 1 1 0 7 1
pinlabel=(SCP0) L66N
T 4450 700 5 8 0 1 0 8 1
pintype=io
}
P 4800 900 4500 900 1 0 0
{
T 4600 950 5 8 1 1 0 0 1
pinnumber=112
T 4600 1050 5 8 0 1 0 2 1
pinseq=112
T 4450 900 9 8 1 1 0 7 1
pinlabel=(SCP1) L66P
T 4450 900 5 8 0 1 0 8 1
pintype=io
}
P 4800 4000 4500 4000 1 0 0
{
T 4600 4050 5 8 1 1 0 0 1
pinnumber=120
T 4600 4150 5 8 0 1 0 2 1
pinseq=120
T 4450 4000 9 8 1 1 0 7 1
pinlabel=VREF
T 4450 4000 5 8 0 1 0 8 1
pintype=pwr
}
P 200 4000 500 4000 1 0 0
{
T 405 4045 5 8 1 1 0 6 1
pinnumber=143
T 400 4150 5 8 0 1 0 8 1
pinseq=143
T 555 3995 9 8 1 1 0 1 1
pinlabel=VREF
T 550 4000 5 8 0 1 0 2 1
pintype=pwr
}
