/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [21:0] _05_;
  wire [13:0] _06_;
  wire [2:0] _07_;
  wire [4:0] _08_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [21:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [43:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [20:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire [24:0] celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_74z;
  wire celloutsig_0_79z;
  wire [9:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_80z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[63] ? in_data[53] : in_data[21];
  assign celloutsig_0_53z = celloutsig_0_8z[5] ? celloutsig_0_19z : celloutsig_0_17z;
  assign celloutsig_1_1z = _01_ ? _01_ : _00_;
  assign celloutsig_0_18z = celloutsig_0_6z[0] ? celloutsig_0_4z : celloutsig_0_16z[2];
  assign celloutsig_0_21z = celloutsig_0_14z[15] ? celloutsig_0_3z : celloutsig_0_8z[8];
  assign celloutsig_0_25z = celloutsig_0_7z[6] ? celloutsig_0_16z[0] : celloutsig_0_10z[5];
  assign celloutsig_0_3z = ~(celloutsig_0_2z[22] & celloutsig_0_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_3z & celloutsig_1_9z[4]);
  assign celloutsig_0_33z = !(celloutsig_0_8z[15] ? celloutsig_0_13z[12] : celloutsig_0_32z[2]);
  assign celloutsig_0_4z = !(in_data[89] ? celloutsig_0_3z : celloutsig_0_2z[2]);
  assign celloutsig_0_79z = !(celloutsig_0_69z ? celloutsig_0_43z[8] : celloutsig_0_60z);
  assign celloutsig_0_19z = !(celloutsig_0_9z ? _02_ : celloutsig_0_0z);
  assign celloutsig_0_24z = !(celloutsig_0_18z ? celloutsig_0_1z : celloutsig_0_18z);
  assign celloutsig_1_3z = ~(in_data[182] | celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[18] | celloutsig_1_16z[4]);
  assign celloutsig_0_55z = ~celloutsig_0_46z;
  assign celloutsig_0_9z = ~celloutsig_0_8z[5];
  assign celloutsig_0_38z = ~((celloutsig_0_7z[8] | celloutsig_0_29z) & celloutsig_0_6z[1]);
  assign celloutsig_0_49z = ~((celloutsig_0_10z[4] | celloutsig_0_27z) & celloutsig_0_33z);
  assign celloutsig_0_40z = celloutsig_0_34z | ~(celloutsig_0_11z);
  assign celloutsig_0_27z = celloutsig_0_17z | ~(_03_);
  assign celloutsig_0_30z = celloutsig_0_18z ^ celloutsig_0_26z[15];
  assign celloutsig_0_37z = _02_ ^ celloutsig_0_20z[2];
  assign celloutsig_0_41z = celloutsig_0_8z[20:5] + celloutsig_0_14z[20:5];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 22'h000000;
    else _05_ <= celloutsig_0_13z[24:3];
  reg [13:0] _34_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 14'h0000;
    else _34_ <= celloutsig_0_2z[28:15];
  assign { _06_[13:12], _04_, _06_[10:2], _02_, _06_[0] } = _34_;
  reg [2:0] _35_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _35_ <= 3'h0;
    else _35_ <= in_data[171:169];
  assign { _01_, _00_, _07_[0] } = _35_;
  reg [4:0] _36_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 5'h00;
    else _36_ <= celloutsig_0_7z[6:2];
  assign { _08_[4], _03_, _08_[2:0] } = _36_;
  assign celloutsig_1_8z = in_data[135:127] / { 1'h1, celloutsig_1_6z[10:7], _01_, _00_, _07_[0], celloutsig_1_3z };
  assign celloutsig_0_23z = { _06_[7:2], _02_, celloutsig_0_16z } / { 1'h1, celloutsig_0_2z[25:17] };
  assign celloutsig_1_6z = { celloutsig_1_2z[4:3], celloutsig_1_2z[4:3], celloutsig_1_2z[0], celloutsig_1_2z[4:3], celloutsig_1_2z[4:3], celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_2z[4:3], celloutsig_1_2z[4:3], celloutsig_1_2z[0], _01_, _00_, _07_[0], celloutsig_1_1z } / { 1'h1, in_data[169:153], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_10z[3:2], celloutsig_0_11z, celloutsig_0_19z } && celloutsig_0_23z[6:3];
  assign celloutsig_1_15z = celloutsig_1_9z[8:6] && celloutsig_1_5z[7:5];
  assign celloutsig_0_48z = { celloutsig_0_43z, celloutsig_0_45z } || { celloutsig_0_12z[8:4], celloutsig_0_43z };
  assign celloutsig_1_12z = { _01_, _00_, _07_[0] } || celloutsig_1_7z[4:2];
  assign celloutsig_1_14z = { celloutsig_1_9z[13:2], celloutsig_1_13z, celloutsig_1_12z } || { celloutsig_1_9z[12:0], celloutsig_1_13z };
  assign celloutsig_0_51z = celloutsig_0_0z & ~(celloutsig_0_50z[8]);
  assign celloutsig_0_57z = celloutsig_0_9z & ~(celloutsig_0_54z[5]);
  assign celloutsig_1_18z = celloutsig_1_14z & ~(celloutsig_1_6z[9]);
  assign celloutsig_0_31z = { celloutsig_0_16z[1:0], celloutsig_0_19z } % { 1'h1, celloutsig_0_10z[3:2] };
  assign celloutsig_0_32z = { celloutsig_0_8z[4:1], celloutsig_0_24z } % { 1'h1, celloutsig_0_2z[27:25], celloutsig_0_29z };
  assign celloutsig_0_39z = { _04_, _06_[10:5], celloutsig_0_24z, celloutsig_0_28z, _08_[4], _03_, _08_[2:0], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_38z, _06_[13:12], _04_, _06_[10:2], _02_, _06_[0] } % { 1'h1, celloutsig_0_23z[8:0], _05_, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_50z = { celloutsig_0_7z[5:4], celloutsig_0_45z, celloutsig_0_17z, celloutsig_0_1z } % { 1'h1, celloutsig_0_7z[7:0] };
  assign celloutsig_0_54z = { celloutsig_0_41z[13:6], celloutsig_0_22z, celloutsig_0_3z } % { 1'h1, celloutsig_0_26z[19:0] };
  assign celloutsig_1_7z = { in_data[174:167], celloutsig_1_3z, celloutsig_1_2z[4:3], celloutsig_1_2z[4:3], celloutsig_1_2z[0], celloutsig_1_2z[4:3], celloutsig_1_2z[4:3], celloutsig_1_2z[0] } % { 1'h1, in_data[156:144], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_22z = { celloutsig_0_12z[7:4], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_16z } % { 1'h1, in_data[86:80], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_43z = celloutsig_0_14z[16:8] % { 1'h1, celloutsig_0_23z[8:1] };
  assign celloutsig_0_45z = celloutsig_0_26z[21:17] % { 1'h1, celloutsig_0_31z[1:0], celloutsig_0_40z, celloutsig_0_24z };
  assign celloutsig_1_9z = celloutsig_1_7z[17:3] % { 1'h1, celloutsig_1_8z[7:2], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_6z[3:1], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[3], celloutsig_1_15z, celloutsig_1_15z, _01_, _00_, _07_[0], celloutsig_1_3z };
  assign celloutsig_0_74z = _06_[0] ? { celloutsig_0_59z[13:1], celloutsig_0_49z, celloutsig_0_58z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_67z } : { celloutsig_0_14z[19:0], celloutsig_0_51z, celloutsig_0_62z, celloutsig_0_69z, celloutsig_0_11z, celloutsig_0_40z };
  assign celloutsig_0_80z = celloutsig_0_48z ? celloutsig_0_74z[22:13] : { celloutsig_0_54z[17:9], celloutsig_0_19z };
  assign celloutsig_0_12z = celloutsig_0_6z[2] ? { celloutsig_0_7z[5:1], 1'h1, celloutsig_0_6z[1:0], celloutsig_0_9z, celloutsig_0_1z } : { in_data[63:55], celloutsig_0_4z };
  assign celloutsig_0_67z = - { celloutsig_0_23z[2:1], celloutsig_0_51z, celloutsig_0_55z };
  assign celloutsig_0_6z = - { in_data[39:38], celloutsig_0_4z };
  assign celloutsig_1_5z = - { in_data[173:172], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, _01_, _00_, _07_[0] };
  assign celloutsig_0_10z = - in_data[48:43];
  assign celloutsig_0_14z = - { celloutsig_0_10z[5:1], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_2z = - { in_data[38:10], celloutsig_0_0z };
  assign celloutsig_0_26z = ~ { celloutsig_0_4z, _08_[4], _03_, _08_[2:0], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_62z = & celloutsig_0_26z[21:17];
  assign celloutsig_0_60z = | celloutsig_0_8z[13:6];
  assign celloutsig_0_17z = | celloutsig_0_13z[24:15];
  assign celloutsig_0_1z = in_data[56] & celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_23z[9] & celloutsig_0_25z;
  assign celloutsig_0_58z = celloutsig_0_23z[4:0] << { celloutsig_0_16z[1:0], celloutsig_0_27z, celloutsig_0_55z, celloutsig_0_18z };
  assign celloutsig_0_7z = { _04_, _06_[10], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } << celloutsig_0_2z[25:16];
  assign celloutsig_0_13z = { in_data[30:19], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z } << { in_data[55:33], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_8z[11:9] << { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_59z = { in_data[61:48], celloutsig_0_6z, celloutsig_0_46z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_40z } >> { celloutsig_0_39z[30:21], celloutsig_0_51z, celloutsig_0_30z, celloutsig_0_48z, celloutsig_0_10z, celloutsig_0_38z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_57z, celloutsig_0_3z, celloutsig_0_53z };
  assign celloutsig_0_8z = celloutsig_0_2z[21:1] >> { _06_[10:2], _02_, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_13z[22:19] >> { celloutsig_0_16z[1], celloutsig_0_16z };
  assign celloutsig_0_69z = ~((celloutsig_0_0z & celloutsig_0_28z) | celloutsig_0_59z[8]);
  assign celloutsig_0_46z = ~((celloutsig_0_9z & celloutsig_0_40z) | (celloutsig_0_21z & celloutsig_0_31z[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_10z[5]) | (celloutsig_0_9z & celloutsig_0_1z));
  assign celloutsig_0_29z = ~((celloutsig_0_6z[1] & celloutsig_0_22z[2]) | (in_data[75] & _06_[12]));
  assign { celloutsig_1_2z[4:3], celloutsig_1_2z[0] } = ~ { _01_, _00_, _07_[0] };
  assign { _06_[11], _06_[1] } = { _04_, _02_ };
  assign _07_[2:1] = { _01_, _00_ };
  assign _08_[3] = _03_;
  assign celloutsig_1_2z[2:1] = celloutsig_1_2z[4:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
