

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr 23 17:31:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.280|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    384|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     111|    625|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_104_18_1_1_U893  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U894  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U895  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U896  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    +-----------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                              |                              |        0|      0|  0| 220|    0|
    +-----------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_260_p2       |     +    |      0|  0|  12|           2|           3|
    |add_ln43_fu_188_p2         |     +    |      0|  0|  12|           1|           3|
    |add_ln45_fu_224_p2         |     +    |      0|  0|  12|           2|           3|
    |p_Val2_34_fu_316_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_37_fu_402_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_488_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_388_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_3_fu_474_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_302_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_420_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_506_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_334_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_352_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_438_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_524_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_38_fu_374_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_39_fu_460_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_24_fu_358_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_26_fu_444_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_530_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_12_fu_366_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_13_fu_452_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_538_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_24_fu_340_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_346_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_26_fu_426_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_432_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_512_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_518_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_328_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_414_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_500_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 384|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |p_Val2_2_reg_572   |  18|   0|   18|          0|
    |p_Val2_32_reg_560  |  18|   0|   18|          0|
    |p_Val2_35_reg_566  |  18|   0|   18|          0|
    |p_Val2_38_reg_578  |  18|   0|   18|          0|
    |p_Val2_39_reg_584  |  18|   0|   18|          0|
    |p_Val2_s_reg_554   |  18|   0|   18|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 111|   0|  111|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_start    |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_done     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_idle     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

