

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Thu Sep 12 16:27:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1777|     1777|  8.885 us|  8.885 us|  1777|  1777|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_953_1_VITIS_LOOP_954_2  |     1776|     1776|       111|          -|          -|    16|        no|
        | + VITIS_LOOP_882_1                  |       40|       40|        20|          -|          -|     2|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       55|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       82|      442|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      106|      639|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s  |        0|   0|  60|  198|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s  |        0|   0|  14|  159|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s  |        0|   0|   8|   85|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  82|  442|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                    |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln953_fu_119_p2              |         +|   0|  0|  12|           5|           1|
    |c4_1_fu_131_p2                   |         +|   0|  0|   9|           2|           1|
    |icmp_ln882_fu_125_p2             |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln884_fu_137_p2             |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln953_fu_113_p2             |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  55|          17|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  37|          7|    1|          7|
    |c4_reg_72                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_din    |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_1_read                  |   9|          2|    1|          2|
    |indvar_flatten20_fu_64                    |   9|          2|    5|         10|
    |local_C_address0                          |  14|          3|    4|         12|
    |local_C_ce0                               |  14|          3|    1|          3|
    |local_C_ce1                               |   9|          2|    1|          2|
    |local_C_we1                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 142|         30|  146|        303|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln953_reg_157                                                           |  5|   0|    5|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_1_reg_165                                                                |  2|   0|    2|          0|
    |c4_reg_72                                                                   |  2|   0|    2|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln884_reg_170                                                          |  1|   0|    1|          0|
    |indvar_flatten20_fu_64                                                      |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 24|   0|   24|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_1_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_din             |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_write           |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0|       pointer|
|fifo_C_drain_PE_0_1_dout                           |   in|   32|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_num_data_valid                 |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_fifo_cap                       |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_empty_n                        |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
|fifo_C_drain_PE_0_1_read                           |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_1|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:949]   --->   Operation 14 'alloca' 'local_C' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln950 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:950]   --->   Operation 15 'specmemcore' 'specmemcore_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln953 = store i5 0, i5 %indvar_flatten20" [src/kernel_kernel.cpp:953]   --->   Operation 16 'store' 'store_ln953' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln953 = br void %entry2.i" [src/kernel_kernel.cpp:953]   --->   Operation 17 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i5 %indvar_flatten20" [src/kernel_kernel.cpp:953]   --->   Operation 18 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln953 = icmp_eq  i5 %indvar_flatten20_load, i5 16" [src/kernel_kernel.cpp:953]   --->   Operation 19 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln953 = add i5 %indvar_flatten20_load, i5 1" [src/kernel_kernel.cpp:953]   --->   Operation 20 'add' 'add_ln953' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %for.inc22, void %for.end24" [src/kernel_kernel.cpp:953]   --->   Operation 21 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_138 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_138' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_, i128 %local_C, i32 %fifo_C_drain_PE_0_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln953)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln976 = ret" [src/kernel_kernel.cpp:976]   --->   Operation 24 'ret' 'ret_ln976' <Predicate = (icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_, i128 %local_C, i32 %fifo_C_drain_PE_0_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_953_1_VITIS_LOOP_954_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln954 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/kernel_kernel.cpp:954]   --->   Operation 28 'specloopname' 'specloopname_ln954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln882 = br void %for.body.i" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 30 'br' 'br_ln882' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.82>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%c4 = phi i2 %c4_1, void %if.end.i, i2 0, void %for.inc22"   --->   Operation 31 'phi' 'c4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln882 = icmp_eq  i2 %c4, i2 2" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 32 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.43ns)   --->   "%c4_1 = add i2 %c4, i2 1" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 33 'add' 'c4_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln882 = br i1 %icmp_ln882, void %for.body.i.split, void %for.inc" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 34 'br' 'br_ln882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln882 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln882' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 36 'specloopname' 'specloopname_ln882' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.43ns)   --->   "%icmp_ln884 = icmp_eq  i2 %c4, i2 0" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:966]   --->   Operation 37 'icmp' 'icmp_ln884' <Predicate = (!icmp_ln882)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln884 = br i1 %icmp_ln884, void %for.body26.i.preheader, void %for.body9.i.preheader" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:966]   --->   Operation 39 'br' 'br_ln884' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 40 'call' 'call_ln0' <Predicate = (!icmp_ln882 & !icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln882 & icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln954 = store i5 %add_ln953, i5 %indvar_flatten20" [src/kernel_kernel.cpp:954]   --->   Operation 42 'store' 'store_ln954' <Predicate = (icmp_ln882)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln954 = br void %entry2.i" [src/kernel_kernel.cpp:954]   --->   Operation 43 'br' 'br_ln954' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0"   --->   Operation 46 'call' 'call_ln0' <Predicate = (icmp_ln884)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln884)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln882 = br void %for.body.i" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:966]   --->   Operation 48 'br' 'br_ln882' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten20        (alloca           ) [ 0111111]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
local_C                 (alloca           ) [ 0011111]
specmemcore_ln950       (specmemcore      ) [ 0000000]
store_ln953             (store            ) [ 0000000]
br_ln953                (br               ) [ 0000000]
indvar_flatten20_load   (load             ) [ 0000000]
icmp_ln953              (icmp             ) [ 0011111]
add_ln953               (add              ) [ 0001111]
br_ln953                (br               ) [ 0000000]
empty_138               (wait             ) [ 0000000]
ret_ln976               (ret              ) [ 0000000]
call_ln0                (call             ) [ 0000000]
specloopname_ln0        (specloopname     ) [ 0000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000]
specloopname_ln954      (specloopname     ) [ 0000000]
empty_139               (wait             ) [ 0000000]
br_ln882                (br               ) [ 0011111]
c4                      (phi              ) [ 0000010]
icmp_ln882              (icmp             ) [ 0011111]
c4_1                    (add              ) [ 0011111]
br_ln882                (br               ) [ 0000000]
speclooptripcount_ln882 (speclooptripcount) [ 0000000]
specloopname_ln882      (specloopname     ) [ 0000000]
icmp_ln884              (icmp             ) [ 0011111]
empty                   (wait             ) [ 0000000]
br_ln884                (br               ) [ 0000000]
store_ln954             (store            ) [ 0000000]
br_ln954                (br               ) [ 0000000]
call_ln0                (call             ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
call_ln0                (call             ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
br_ln882                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_953_1_VITIS_LOOP_954_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten20_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_C_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="c4_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="1"/>
<pin id="74" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="c4_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="1" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="128" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln953_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten20_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln953_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln953/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln953_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln953/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln882_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c4_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_1/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln884_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln884/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln954_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="3"/>
<pin id="145" dir="0" index="1" bw="5" slack="4"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln954/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten20_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln953_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="3"/>
<pin id="159" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln953 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c4_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c4_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln884_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln884 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="76" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="76" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="76" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="150"><net_src comp="64" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="160"><net_src comp="119" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="168"><net_src comp="131" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="173"><net_src comp="137" pin="2"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_1 | {}
	Port: fifo_C_drain_C_drain_IO_L1_out_1_0 | {5 6 }
	Port: fifo_C_drain_PE_0_1 | {}
 - Input state : 
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_1_1 | {5 6 }
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_1_0 | {}
	Port: C_drain_IO_L1_out : fifo_C_drain_PE_0_1 | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln950 : 1
		store_ln953 : 1
	State 2
		icmp_ln953 : 1
		add_ln953 : 1
		br_ln953 : 2
	State 3
	State 4
	State 5
		icmp_ln882 : 1
		c4_1 : 1
		br_ln882 : 2
		icmp_ln884 : 1
		br_ln884 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          | grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83 |  0.387  |   182   |    81   |
|   call   | grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90 |    0    |    5    |    24   |
|          | grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98 |  0.387  |    15   |    81   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln953_fu_113                       |    0    |    0    |    12   |
|   icmp   |                       icmp_ln882_fu_125                       |    0    |    0    |    9    |
|          |                       icmp_ln884_fu_137                       |    0    |    0    |    9    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    add   |                        add_ln953_fu_119                       |    0    |    0    |    12   |
|          |                          c4_1_fu_131                          |    0    |    0    |    9    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  0.774  |   202   |   237   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|local_C|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln953_reg_157   |    5   |
|      c4_1_reg_165      |    2   |
|        c4_reg_72       |    2   |
|   icmp_ln884_reg_170   |    1   |
|indvar_flatten20_reg_147|    5   |
+------------------------+--------+
|          Total         |   15   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   202  |   237  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   15   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   217  |   237  |
+-----------+--------+--------+--------+--------+
