<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-gmxx-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-gmxx-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_GMXX_DEFS_H__</span>
<span class="cp">#define __CVMX_GMXX_DEFS_H__</span>

<span class="cp">#define CVMX_GMXX_BAD_REG(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000518ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_BIST(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000400ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_CLK_EN(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080007F0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_HG2_CONTROL(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000550ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_INF_MODE(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080007F8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_NXA_ADR(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000510ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_PRTX_CBFC_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000580ull + (((offset) &amp; 0) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_PRTX_CFG(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000010ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM0(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000180ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM1(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000188ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM2(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000190ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM3(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000198ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM4(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080001A0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM5(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080001A8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CAM_EN(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000108ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_ADR_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000100ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_DECISION(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000040ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_FRM_CHK(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000020ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_FRM_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000018ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_FRM_MAX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000030ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_FRM_MIN(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000028ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_IFG(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000058ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_INT_EN(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000008ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_INT_REG(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000000ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_JABBER(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000038ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_PAUSE_DROP_TIME(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000068ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_RX_INBND(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000060ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000050ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_OCTS(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000088ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_OCTS_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000098ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_OCTS_DMAC(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080000A8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_OCTS_DRP(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080000B8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_PKTS(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000080ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_PKTS_BAD(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080000C0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_PKTS_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000090ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_PKTS_DMAC(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080000A0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_STATS_PKTS_DRP(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080000B0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RXX_UDD_SKP(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000048ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_BP_DROPX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000420ull + (((offset) &amp; 3) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_BP_OFFX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000460ull + (((offset) &amp; 3) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_BP_ONX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000440ull + (((offset) &amp; 3) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_HG2_STATUS(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000548ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_PASS_EN(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080005F8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_PASS_MAPX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000600ull + (((offset) &amp; 15) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_PRTS(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000410ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_PRT_INFO(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004E8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_TX_STATUS(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080007E8ull + (((block_id) &amp; 0) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_XAUI_BAD_COL(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000538ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_RX_XAUI_CTL(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000530ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_SMACX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000230ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_STAT_BP(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000520ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_APPEND(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000218ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_BURST(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000228ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_CBFC_XOFF(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080005A0ull + (((offset) &amp; 0) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_CBFC_XON(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080005C0ull + (((offset) &amp; 0) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_CLK(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000208ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000270ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_MIN_PKT(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000240ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_PAUSE_PKT_INTERVAL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000248ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_PAUSE_PKT_TIME(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000238ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_PAUSE_TOGO(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000258ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_PAUSE_ZERO(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000260ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_SGMII_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000300ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_SLOT(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000220ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_SOFT_PAUSE(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000250ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT0(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000280ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT1(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000288ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT2(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000290ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT3(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000298ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT4(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002A0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT5(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002A8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT6(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002B0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT7(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002B8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT8(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002C0ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STAT9(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080002C8ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_STATS_CTL(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000268ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TXX_THRESH(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000210ull + (((offset) &amp; 3) * 2048) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_BP(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004D0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_CLK_MSKX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000780ull + (((offset) &amp; 1) * 8) + (((block_id) &amp; 0) * 0x0ull))</span>
<span class="cp">#define CVMX_GMXX_TX_COL_ATTEMPT(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000498ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_CORRUPT(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004D8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_HG2_REG1(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000558ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_HG2_REG2(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000560ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_IFG(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000488ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_INT_EN(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000508ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_INT_REG(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000500ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_JAM(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000490ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_LFSR(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004F8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_OVR_BP(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004C8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_PAUSE_PKT_DMAC(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004A0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_PAUSE_PKT_TYPE(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004A8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_PRTS(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000480ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_SPI_CTL(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004C0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_SPI_DRAIN(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004E0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_SPI_MAX(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004B0ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_SPI_ROUNDX(offset, block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000680ull + (((offset) &amp; 31) * 8) + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_SPI_THRESH(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800080004B8ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_TX_XAUI_CTL(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000528ull + (((block_id) &amp; 1) * 0x8000000ull))</span>
<span class="cp">#define CVMX_GMXX_XAUI_EXT_LOOPBACK(block_id) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180008000540ull + (((block_id) &amp; 1) * 0x8000000ull))</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_bad_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inb_nxa</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_21</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_ovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_col</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inb_nxa</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_25_25</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_21</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_31_63</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inb_nxa</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_21</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bad_reg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_bist</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_bist_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_clk_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_clk_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_clk_en_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_clk_en_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_clk_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_clk_en_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_hg2_control</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_hg2_control_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2tx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2rx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phys_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">logl_en</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_hg2_control_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_hg2_control_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_hg2_control_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_inf_mode</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0mii</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">p0mii</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn31xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn31xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn31xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_inf_mode_cn31xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_nxa_adr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_nxa_adr_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_prtx_cbfc_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cbfc_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">phys_en</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">logl_en</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phys_bp</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_15</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bck_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drp_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cbfc_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cbfc_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_prtx_cfg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed_msb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slottime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slottime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_prtx_cfg_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam0_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam3_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam4</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam4_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam5</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam5_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_cam_en_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_adr_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mcst</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_adr_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_decision</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_decision_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_chk</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_chk_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">null_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn31xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">null_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_8</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_8</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_ctl_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_max</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_max_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_min</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_frm_min_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_ifg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_ifg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2cc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2fld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2cc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2fld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_63</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_en_cn58xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2cc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2fld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2cc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg2fld</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_63</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uneop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unsop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_term</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bad_seq</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rem_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loc_fault</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_int_reg_cn58xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_jabber</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_jabber_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_pause_drop_time_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_rx_inbnd_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_clr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_octs</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_dmac_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_octs_drp_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_pkts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_bad_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_dmac_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_stats_pkts_drp_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_udd_skp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcssel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rxx_udd_skp_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_bp_dropx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_dropx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_bp_offx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_offx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_bp_onx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_bp_onx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_hg2_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_hg2_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phtim2go</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xof</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lgtim2go</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_hg2_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_hg2_status_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_hg2_status_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_pass_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_en_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_en_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_en_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_en_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_pass_mapx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_mapx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dprt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_mapx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_mapx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_mapx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_pass_mapx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_prt_info</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drop</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drop</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_15</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drop</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_15</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prt_info_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_prts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prts</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_prts_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_tx_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_tx_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_63</span><span class="o">:</span><span class="mi">57</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_tx_status_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_tx_status_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_tx_status_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_40_63</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">val</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">state</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lane_rxc</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lane_rxd</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_bad_col_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_rx_xaui_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_rx_xaui_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_smacx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">smac</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_smacx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_stat_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_stat_bp_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_append</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">force_fcs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preamble</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_append_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_burst</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">burst</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_burst_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_cbfc_xoff</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xoff_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xoff</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xoff_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xoff_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_cbfc_xon</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xon_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xon</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xon_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_cbfc_xon_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_clk</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_cnt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_clk_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_min_pkt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_size</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_min_pkt_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">interval</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_interval_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_pkt_time_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_pause_togo</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msg_time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_togo_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_pause_zero</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">send</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_pause_zero_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_sgmii_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_slot</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slot</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_slot_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_soft_pause</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_soft_pause_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat0_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">scol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mcol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">octs</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkts</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat3_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat4</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist1</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist0</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat4_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat5</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist3</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist2</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat5_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat6</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist5</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist4</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat6_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat7</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist7</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist6</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat7_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat8</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">mcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat8_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stat9</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stat9_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_stats_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_clr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_stats_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_txx_thresh</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_63</span><span class="o">:</span><span class="mi">57</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_txx_thresh_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_bp_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_clk_mskx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_clk_mskx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_clk_mskx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_clk_mskx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_col_attempt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">limit</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_col_attempt_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_corrupt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">corrupt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">corrupt</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_corrupt_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_hg2_reg1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_xof</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_hg2_reg2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_xon</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_hg2_reg2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_ifg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ifg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_15_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_15_63</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn38xxp2</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_en_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_15_15</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_15_63</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn38xxp2</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_int_reg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_jam</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jam</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_jam_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_lfsr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lfsr</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_lfsr_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_ovr_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_prt_bp</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_31</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ign_full</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ign_full</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ign_full</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_ovr_bp_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmac</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_dmac_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_pause_pkt_type_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_prts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prts</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_prts_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tpa_clr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cont_pkt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_drain</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_drain_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drain</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_drain_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_drain_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_drain_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_max</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_max_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_63</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slice</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_max_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_max_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_max_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_max_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_roundx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_roundx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">round</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_roundx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_roundx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_thresh</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_thresh_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">thresh</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_thresh_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_thresh_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_thresh_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_spi_thresh_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_tx_xaui_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_xaui_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg_pause_hgi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ls_byp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ls</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uni_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dic_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_xaui_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_xaui_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_xaui_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_tx_xaui_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_gmxx_xaui_ext_loopback</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_xaui_ext_loopback_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">thresh</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_xaui_ext_loopback_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_xaui_ext_loopback_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_xaui_ext_loopback_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_gmxx_xaui_ext_loopback_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
