{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 16:03:35 2024 " "Info: Processing started: Sat Mar 16 16:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MUX2_1_4BIT -c MUX2_1_4BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MUX2_1_4BIT -c MUX2_1_4BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] M\[1\] 14.994 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"M\[1\]\" is 14.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns B\[1\] 1 PIN PIN_AD19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_AD19; Fanout = 1; PIN Node = 'B\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "MUX2_1_4BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/MUX2_1_4BIT/MUX2_1_4BIT.bdf" { { 104 264 432 120 "B\[3..0\]" "" } { 112 792 808 152 "B\[0\]" "" } { 96 442 584 112 "B\[3..0\]" "" } { 112 456 472 152 "B\[3\]" "" } { 112 568 584 152 "B\[2\]" "" } { 112 680 696 152 "B\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.351 ns) + CELL(0.271 ns) 7.432 ns MUX2_1_1BIT:inst1\|inst5~0 2 COMB LCCOMB_X75_Y49_N20 1 " "Info: 2: + IC(6.351 ns) + CELL(0.271 ns) = 7.432 ns; Loc. = LCCOMB_X75_Y49_N20; Fanout = 1; COMB Node = 'MUX2_1_1BIT:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.622 ns" { B[1] MUX2_1_1BIT:inst1|inst5~0 } "NODE_NAME" } } { "MUX2_1_1BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/MUX2_1_4BIT/MUX2_1_1BIT.bdf" { { 248 496 560 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(2.808 ns) 14.994 ns M\[1\] 3 PIN PIN_AK22 0 " "Info: 3: + IC(4.754 ns) + CELL(2.808 ns) = 14.994 ns; Loc. = PIN_AK22; Fanout = 0; PIN Node = 'M\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.562 ns" { MUX2_1_1BIT:inst1|inst5~0 M[1] } "NODE_NAME" } } { "MUX2_1_4BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/MUX2_1_4BIT/MUX2_1_4BIT.bdf" { { 272 872 1048 288 "M\[3..0\]" "" } { 248 488 504 280 "M\[3\]" "" } { 248 600 616 280 "M\[2\]" "" } { 248 712 728 280 "M\[1\]" "" } { 248 824 840 280 "M\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.889 ns ( 25.94 % ) " "Info: Total cell delay = 3.889 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.105 ns ( 74.06 % ) " "Info: Total interconnect delay = 11.105 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.994 ns" { B[1] MUX2_1_1BIT:inst1|inst5~0 M[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.994 ns" { B[1] {} B[1]~combout {} MUX2_1_1BIT:inst1|inst5~0 {} M[1] {} } { 0.000ns 0.000ns 6.351ns 4.754ns } { 0.000ns 0.810ns 0.271ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 16:03:36 2024 " "Info: Processing ended: Sat Mar 16 16:03:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
