<stg><name>gesvj</name>


<trans_list>

<trans id="838" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="18" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="48" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp><and_exp><literal name="and_ln1505" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="151" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="152" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="153" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="154" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="155" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="156" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="158" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="159" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph63:0 %n_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1378, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1277, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1176, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1075, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_974, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph63:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_873, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="60" op_0_bw="64">
<![CDATA[
.lr.ph63:7 %AUS_accu_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="60" op_0_bw="64">
<![CDATA[
.lr.ph63:8 %AUS_accu_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="60" op_0_bw="64">
<![CDATA[
.lr.ph63:9 %AUS_accu_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="60" op_0_bw="64">
<![CDATA[
.lr.ph63:10 %AUS_accu_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph63:11 %br_ln126 = br void

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j = phi i2 %add_ln126, void %.split45, i2 0, void %.lr.ph63

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln126 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln126 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln126 = icmp_eq  i2 %j, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln126 = br i1 %icmp_ln126, void %.split45, void %._crit_edge64.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split45:0 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:1 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %this_sigma_addr = getelementptr i60 %this_sigma, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="this_sigma_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
.split45:3 %store_ln130 = store i60 0, i2 %this_sigma_addr

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split45:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge64.loopexit.preheader:0 %br_ln0 = br void %._crit_edge64.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge64.loopexit:0 %i = phi i7 %add_ln134, void, i7 0, void %._crit_edge64.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge64.loopexit:1 %add_ln134 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="7">
<![CDATA[
._crit_edge64.loopexit:2 %i_cast = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
._crit_edge64.loopexit:3 %tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i, i6 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
._crit_edge64.loopexit:4 %tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge64.loopexit:5 %tmp_59_cast = zext i11 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge64.loopexit:6 %empty = add i13 %tmp_28, i13 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge64.loopexit:7 %empty_148 = add i13 %empty, i13 %i_cast

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge64.loopexit:8 %p_cast = zext i13 %empty_148

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge64.loopexit:9 %this_matU_addr = getelementptr i60 %this_matU, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="this_matU_addr"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge64.loopexit:10 %icmp_ln134 = icmp_eq  i7 %i, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge64.loopexit:11 %br_ln134 = br i1 %icmp_ln134, void %.split43, void %.lr.ph51.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split43:0 %speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln134"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:1 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.split43:2 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph51.preheader:0 %br_ln0 = br void %.lr.ph51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i7 0, void %.split43, i7 %add_ln136, void

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln136 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="7">
<![CDATA[
:2 %zext_ln143 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln143 = add i13 %empty, i13 %zext_ln143

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="13">
<![CDATA[
:4 %zext_ln143_1 = zext i13 %add_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_matU_addr_1 = getelementptr i60 %this_matU, i64 0, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="this_matU_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln136 = icmp_eq  i7 %j_1, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln136 = br i1 %icmp_ln136, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split41:0 %speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln136"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split41:2 %icmp_ln140 = icmp_eq  i7 %i, i7 %j_1

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split41:3 %br_ln140 = br i1 %icmp_ln140, void, void %ap_fixed_base.exit141

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="60" op_1_bw="13">
<![CDATA[
:0 %store_ln143 = store i60 0, i13 %this_matU_addr_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="60" op_1_bw="13">
<![CDATA[
ap_fixed_base.exit141:0 %store_ln141 = store i60 549755813888, i13 %this_matU_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit141:1 %br_ln142 = br void

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %._crit_edge64.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph51:0 %i_1 = phi i2 %add_ln149, void %._crit_edge52, i2 0, void %.lr.ph51.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph51:1 %add_ln149 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="2">
<![CDATA[
.lr.ph51:2 %i_1_cast = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph51:3 %tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="4">
<![CDATA[
.lr.ph51:4 %p_shl3 = zext i4 %tmp_30

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph51:5 %empty_149 = sub i4 %tmp_30, i4 %i_1_cast

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph51:6 %this_matV_0_addr = getelementptr i60 %this_matV_0, i64 0, i64 %p_shl3

]]></Node>
<StgValue><ssdm name="this_matV_0_addr"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph51:7 %icmp_ln149 = icmp_eq  i2 %i_1, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph51:8 %br_ln149 = br i1 %icmp_ln149, void %.lr.ph51.split, void %._crit_edge57.loopexit

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph51.split:0 %speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln149"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph51.split:1 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph51.split:2 %br_ln151 = br void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge57.loopexit:0 %zext_ln167 = zext i2 %n_read

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge57.loopexit:1 %zext_ln165 = zext i2 %n_read

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge57.loopexit:2 %br_ln165 = br void

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i2 0, void %.lr.ph51.split, i2 %add_ln151, void

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln151 = add i2 %j_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="2">
<![CDATA[
:2 %zext_ln158 = zext i2 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln158 = add i4 %empty_149, i4 %zext_ln158

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4">
<![CDATA[
:4 %zext_ln158_1 = zext i4 %add_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_matV_0_addr_1 = getelementptr i60 %this_matV_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="this_matV_0_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %icmp_ln151 = icmp_eq  i2 %j_2, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln151 = br i1 %icmp_ln151, void %.split38, void %._crit_edge52

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split38:0 %speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln151"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:1 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split38:2 %icmp_ln155 = icmp_eq  i2 %i_1, i2 %j_2

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split38:3 %br_ln155 = br i1 %icmp_ln155, void, void %ap_fixed_base.exit106

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
:0 %store_ln158 = store i60 0, i4 %this_matV_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
ap_fixed_base.exit106:0 %store_ln156 = store i60 549755813888, i4 %this_matV_0_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit106:1 %br_ln157 = br void

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge52:0 %br_ln0 = br void %.lr.ph51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i7 %add_ln165, void %._crit_edge46.loopexit, i7 0, void %._crit_edge57.loopexit

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i8 %add_ln165_1, void %._crit_edge46.loopexit, i8 0, void %._crit_edge57.loopexit

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln165 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln165_1 = add i8 %phi_mul, i8 %zext_ln167

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="7">
<![CDATA[
:4 %zext_ln171_1 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="7">
<![CDATA[
:5 %trunc_ln171 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:6 %tmp_61_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln171, i2 0

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %sub_ln171 = sub i8 %tmp_61_cast, i8 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="sub_ln171"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %icmp_ln165 = icmp_eq  i7 %i_2, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln165 = br i1 %icmp_ln165, void %.split36, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36.preheader

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split36:0 %speclooptripcount_ln165 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln165"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.split36:2 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36.preheader:0 %br_ln1494 = br void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i2 %add_ln167, void %.split34, i2 0, void %.split36

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln167 = add i2 %j_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="2">
<![CDATA[
:2 %zext_ln171_2 = zext i2 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln171_2"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln171_1 = add i8 %sub_ln171, i8 %zext_ln171_2

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
:4 %zext_ln171_3 = zext i8 %add_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171_3"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_matA_0_addr = getelementptr i60 %this_matA_0, i64 0, i64 %zext_ln171_3

]]></Node>
<StgValue><ssdm name="this_matA_0_addr"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %icmp_ln167 = icmp_eq  i2 %j_3, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln167 = br i1 %icmp_ln167, void %.split34, void %._crit_edge46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split34:2 %add_ln171 = add i8 %phi_mul, i8 %zext_ln171_2

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
.split34:3 %zext_ln171 = zext i8 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:4 %A_addr = getelementptr i60 %A, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="8">
<![CDATA[
.split34:5 %A_load = load i8 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge46.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split34:0 %speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln167"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:1 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="8">
<![CDATA[
.split34:5 %A_load = load i8 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
.split34:6 %store_ln171 = store i60 %A_load, i8 %this_matA_0_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.split34:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36:0 %converge_V = phi i60 %converge567_load_04_lcssa637, void %._crit_edge41.loopexit, i60 549755813888, void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36.preheader

]]></Node>
<StgValue><ssdm name="converge_V"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36:1 %icmp_ln1494 = icmp_sgt  i60 %converge_V, i60 5498

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36:2 %br_ln208 = br i1 %icmp_ln1494, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279, void %.lr.ph40

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph40:0 %speclooptripcount_ln191 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 15, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln191"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph40:1 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph40:2 %br_ln215 = br void

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279:0 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279:1 %AUS_accu_tmp2_V_addr = getelementptr i60 %AUS_accu_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279:2 %AUS_accu_tmp2_V_addr_1 = getelementptr i60 %AUS_accu_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279:3 %store_ln255 = store i32 0, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279:4 %br_ln255 = br void

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_8 = phi i2 1, void %.lr.ph40, i2 %i_10, void

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
:1 %converge567_load_04_lcssa637 = phi i60 0, void %.lr.ph40, i60 %converge567_load_0434, void

]]></Node>
<StgValue><ssdm name="converge567_load_04_lcssa637"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln215 = icmp_ult  i2 %i_8, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln215 = br i1 %icmp_ln215, void %._crit_edge41.loopexit, void %.split32

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split32:0 %speclooptripcount_ln215 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln215"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:1 %specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln215"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.split32:2 %br_ln219 = br void %_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41.loopexit:0 %br_ln208 = br void %_ZN13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i36

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330:0 %j_5 = phi i2 0, void %.split32, i2 %j_6, void %_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330:1 %converge567_load_0434 = phi i60 %converge567_load_04_lcssa637, void %.split32, i60 %select_ln255, void %_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split

]]></Node>
<StgValue><ssdm name="converge567_load_0434"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330:2 %j_6 = add i2 %j_5, i2 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330:3 %icmp_ln219 = icmp_eq  i2 %j_5, i2 %i_8

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330:4 %br_ln219 = br i1 %icmp_ln219, void %_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split, void

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:2 %call_ln226 = call void @read_to_2cols, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %this_alpha_acc_0, i60 %this_beta_acc_0, i60 %this_gamma_acc_0, i60 %this_alpha_sum, i60 %this_beta_sum, i60 %this_gamma_sum, i60 %this_matA_0, i60 %this_matV_0, i60 %this_A_i_0, i60 %this_A_j_0, i60 %this_V_i_0, i60 %this_V_j_0, i2 %n_read, i2 %i_8, i2 %j_5

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %i_10 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="309" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="2" op_17_bw="2" op_18_bw="2">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:2 %call_ln226 = call void @read_to_2cols, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %this_alpha_acc_0, i60 %this_beta_acc_0, i60 %this_gamma_acc_0, i60 %this_alpha_sum, i60 %this_beta_sum, i60 %this_gamma_sum, i60 %this_matA_0, i60 %this_matV_0, i60 %this_A_i_0, i60 %this_A_j_0, i60 %this_V_i_0, i60 %this_V_j_0, i2 %n_read, i2 %i_8, i2 %j_5

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="310" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:3 %tmp_67 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_873

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:4 %tmp_68 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_974

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:5 %tmp_69 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_1075

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:6 %call_ln232 = call void @svd_and_conv, i60 %sine_reconstructor_16_1378, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %tmp_67, i60 %tmp_68, i60 %tmp_69

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="314" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:6 %call_ln232 = call void @svd_and_conv, i60 %sine_reconstructor_16_1378, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %tmp_67, i60 %tmp_68, i60 %tmp_69

]]></Node>
<StgValue><ssdm name="call_ln232"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="315" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:7 %s_V = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_1176

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:8 %c_V = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_1277

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:9 %tmp_70 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_1378

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:10 %icmp_ln1498 = icmp_eq  i60 %c_V, i60 549755813888

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:11 %icmp_ln1498_1 = icmp_eq  i60 %s_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:12 %and_ln237 = and i1 %icmp_ln1498, i1 %icmp_ln1498_1

]]></Node>
<StgValue><ssdm name="and_ln237"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:13 %conv_tmp = select i1 %and_ln237, i60 0, i60 %tmp_70

]]></Node>
<StgValue><ssdm name="conv_tmp"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:14 %icmp_ln1494_1 = icmp_sgt  i60 %converge567_load_0434, i60 %conv_tmp

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:15 %select_ln255 = select i1 %icmp_ln1494_1, i60 %converge567_load_0434, i60 %conv_tmp

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="2" op_8_bw="2" op_9_bw="60" op_10_bw="60" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:16 %call_ln244 = call void @update_AV, i60 %this_matA_0, i60 %this_matV_0, i60 %this_A_i_0, i60 %this_A_j_0, i60 %this_V_i_0, i60 %this_V_j_0, i2 %i_8, i2 %j_5, i60 %s_V, i60 %c_V

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:0 %speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln219"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:1 %specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln219"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="2" op_8_bw="2" op_9_bw="60" op_10_bw="60" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:16 %call_ln244 = call void @update_AV, i60 %this_matA_0, i60 %this_matV_0, i60 %this_A_i_0, i60 %this_A_j_0, i60 %this_V_i_0, i60 %this_V_j_0, i2 %i_8, i2 %j_5, i60 %s_V, i60 %c_V

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330.split:17 %br_ln0 = br void %_ZeqILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit330

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i2 0, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit279, i2 %add_ln255, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln255 = add i2 %j_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln255 = zext i2 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="2">
<![CDATA[
:3 %zext_ln255_1 = zext i2 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln255 = icmp_eq  i2 %j_4, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln255 = br i1 %icmp_ln255, void %.split29, void %._crit_edge33.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split29:0 %speclooptripcount_ln255 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln255"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:1 %specloopname_ln255 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln255"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.split29:2 %br_ln259 = br void

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge33.loopexit.preheader:0 %br_ln324 = br void %._crit_edge33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %t = phi i5 0, void %.split29, i5 %add_ln259, void %.split22

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln259 = add i5 %t, i5 1

]]></Node>
<StgValue><ssdm name="add_ln259"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="5">
<![CDATA[
:2 %zext_ln259 = zext i5 %t

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln259 = icmp_eq  i5 %t, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln259 = br i1 %icmp_ln259, void %.split22, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61

]]></Node>
<StgValue><ssdm name="specloopname_ln259"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:1 %AUS_accu_V_addr = getelementptr i60 %AUS_accu_V, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
.split22:2 %store_ln262 = store i60 0, i4 %AUS_accu_V_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:0 %br_ln268 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_6 = phi i7 %add_ln264, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i7 0, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %add_ln264 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %zext_ln268 = zext i7 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %trunc_ln268 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %tmp_65_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln268, i2 0

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %sub_ln268 = sub i8 %tmp_65_cast, i8 %zext_ln268

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %add_ln268 = add i8 %sub_ln268, i8 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7 %zext_ln268_1 = zext i8 %add_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %this_matA_0_addr_1 = getelementptr i60 %this_matA_0, i64 0, i64 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="this_matA_0_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9 %icmp_ln264 = icmp_eq  i7 %i_6, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10 %br_ln264 = br i1 %icmp_ln264, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.preheader

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %Aij_V = load i8 %this_matA_0_addr_1

]]></Node>
<StgValue><ssdm name="Aij_V"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %empty_150 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.preheader:0 %br_ln275 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="364" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %Aij_V = load i8 %this_matA_0_addr_1

]]></Node>
<StgValue><ssdm name="Aij_V"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %sext_ln1115 = sext i60 %Aij_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %r_V_30 = mul i99 %sext_ln1115, i99 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %zext_ln269 = zext i4 %empty_150

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %AUS_accu_V_addr_1 = getelementptr i60 %AUS_accu_V, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %lhs = load i4 %AUS_accu_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_30, i32 38

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %speclooptripcount_ln264 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln264"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln264"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %lhs = load i4 %AUS_accu_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %lhs_6 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs, i39 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %ret_V = add i99 %lhs_6, i99 %r_V_30

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %zext_ln415 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %add_ln415 = add i60 %trunc_ln, i60 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:15 %store_ln415 = store i60 %add_ln415, i4 %AUS_accu_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:0 %t_3 = phi i4 %add_ln275, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split, i4 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.preheader

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:1 %add_ln275 = add i4 %t_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:2 %zext_ln275 = zext i4 %t_3

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:3 %icmp_ln275 = icmp_eq  i4 %t_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217:5 %br_ln275 = br i1 %icmp_ln275, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.preheader

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:1 %shl_ln278 = shl i4 %t_3, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln278"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:2 %zext_ln278 = zext i4 %shl_ln278

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:3 %or_ln278 = or i4 %shl_ln278, i4 1

]]></Node>
<StgValue><ssdm name="or_ln278"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:4 %zext_ln703 = zext i4 %or_ln278

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:5 %AUS_accu_V_addr_2 = getelementptr i60 %AUS_accu_V, i64 0, i64 %zext_ln278

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:6 %AUS_accu_V_load = load i4 %AUS_accu_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:7 %AUS_accu_V_addr_3 = getelementptr i60 %AUS_accu_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_3"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:8 %AUS_accu_V_load_1 = load i4 %AUS_accu_V_addr_3

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load_1"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.preheader:0 %br_ln282 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:0 %specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln275"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:6 %AUS_accu_V_load = load i4 %AUS_accu_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:8 %AUS_accu_V_load_1 = load i4 %AUS_accu_V_addr_3

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load_1"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:9 %add_ln703 = add i60 %AUS_accu_V_load_1, i60 %AUS_accu_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:10 %AUS_accu_tmp0_V_addr = getelementptr i60 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln275

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="60" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:11 %store_ln278 = store i60 %add_ln703, i3 %AUS_accu_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217.split:12 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i217

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:0 %t_4 = phi i3 %add_ln282, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split, i3 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.preheader

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:1 %add_ln282 = add i3 %t_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:2 %zext_ln282 = zext i3 %t_4

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:3 %icmp_ln282 = icmp_eq  i3 %t_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183:5 %br_ln282 = br i1 %icmp_ln282, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.preheader

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:1 %shl_ln285 = shl i3 %t_4, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln285"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:2 %zext_ln285 = zext i3 %shl_ln285

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:3 %or_ln285 = or i3 %shl_ln285, i3 1

]]></Node>
<StgValue><ssdm name="or_ln285"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:4 %zext_ln703_3 = zext i3 %or_ln285

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:5 %AUS_accu_tmp0_V_addr_1 = getelementptr i60 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:6 %AUS_accu_tmp0_V_load = load i3 %AUS_accu_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:7 %AUS_accu_tmp0_V_addr_2 = getelementptr i60 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln703_3

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:8 %AUS_accu_tmp0_V_load_1 = load i3 %AUS_accu_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.preheader:0 %br_ln289 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="418" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:0 %specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63

]]></Node>
<StgValue><ssdm name="specloopname_ln282"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:6 %AUS_accu_tmp0_V_load = load i3 %AUS_accu_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:8 %AUS_accu_tmp0_V_load_1 = load i3 %AUS_accu_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:9 %add_ln703_12 = add i60 %AUS_accu_tmp0_V_load_1, i60 %AUS_accu_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:10 %AUS_accu_tmp1_V_addr = getelementptr i60 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:11 %store_ln285 = store i60 %add_ln703_12, i2 %AUS_accu_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183.split:12 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i183

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:0 %t_5 = phi i2 %add_ln289, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split, i2 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.preheader

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:1 %add_ln289 = add i2 %t_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:2 %zext_ln289 = zext i2 %t_5

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:3 %icmp_ln289 = icmp_eq  i2 %t_5, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149:5 %br_ln289 = br i1 %icmp_ln289, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:1 %shl_ln292 = shl i2 %t_5, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln292"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:2 %zext_ln292 = zext i2 %shl_ln292

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:3 %or_ln292 = or i2 %shl_ln292, i2 1

]]></Node>
<StgValue><ssdm name="or_ln292"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:4 %zext_ln703_4 = zext i2 %or_ln292

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:5 %AUS_accu_tmp1_V_addr_1 = getelementptr i60 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:6 %AUS_accu_tmp1_V_load = load i2 %AUS_accu_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:7 %AUS_accu_tmp1_V_addr_2 = getelementptr i60 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln703_4

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:8 %AUS_accu_tmp1_V_load_1 = load i2 %AUS_accu_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="439" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:0 %AUS_accu_tmp2_V_load = load i1 %AUS_accu_tmp2_V_addr

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:1 %AUS_accu_tmp2_V_load_1 = load i1 %AUS_accu_tmp2_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:0 %specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln289"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:6 %AUS_accu_tmp1_V_load = load i2 %AUS_accu_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:8 %AUS_accu_tmp1_V_load_1 = load i2 %AUS_accu_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:9 %add_ln703_14 = add i60 %AUS_accu_tmp1_V_load_1, i60 %AUS_accu_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:10 %op_V_addr = getelementptr i60 %AUS_accu_tmp2_V, i64 0, i64 %zext_ln289

]]></Node>
<StgValue><ssdm name="op_V_addr"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="60" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:11 %store_ln292 = store i60 %add_ln703_14, i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149.split:12 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i149

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="448" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:0 %AUS_accu_tmp2_V_load = load i1 %AUS_accu_tmp2_V_addr

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:1 %AUS_accu_tmp2_V_load_1 = load i1 %AUS_accu_tmp2_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load_1"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:2 %accu_s_V = add i60 %AUS_accu_tmp2_V_load_1, i60 %AUS_accu_tmp2_V_load

]]></Node>
<StgValue><ssdm name="accu_s_V"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:4 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %accu_s_V, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="452" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:3 %icmp_ln935 = icmp_eq  i60 %accu_s_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:5 %tmp_V_8 = sub i60 0, i60 %accu_s_V

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:6 %tmp_V_11 = select i1 %p_Result_109, i60 %tmp_V_8, i60 %accu_s_V

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:7 %p_Result_s = partselect i60 @llvm.part.select.i60, i60 %tmp_V_11, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:8 %p_Result_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:9 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %p_Result_110, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:10 %l = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:11 %sub_ln944 = sub i32 60, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:12 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:13 %tmp_58 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:14 %icmp_ln946 = icmp_sgt  i31 %tmp_58, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:15 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:16 %sub_ln947 = sub i6 21, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:17 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:18 %lshr_ln947 = lshr i60 1152921504606846975, i60 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:19 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:20 %shl_ln949 = shl i60 1, i60 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:21 %or_ln949_1 = or i60 %lshr_ln947, i60 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:22 %and_ln949 = and i60 %tmp_V_11, i60 %or_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:23 %icmp_ln949 = icmp_ne  i60 %and_ln949, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:24 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:25 %xor_ln949 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:26 %p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_11, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:27 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:28 %and_ln949_1 = and i1 %p_Result_111, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:32 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_111

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:36 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:45 %trunc_ln943 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="480" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:29 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:30 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:31 %shl_ln955 = shl i60 %tmp_V_11, i60 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:33 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="60" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:34 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:35 %lshr_ln954 = lshr i60 %tmp_V_11, i60 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:37 %m = select i1 %icmp_ln954, i60 %lshr_ln954, i60 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="61" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:38 %zext_ln951 = zext i60 %m

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="61" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:39 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:40 %m_25 = add i61 %zext_ln951, i61 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:41 %m_s = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_25, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:42 %zext_ln951_1 = zext i60 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_1"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:43 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_25, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:44 %select_ln943 = select i1 %p_Result_97, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:46 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:47 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:48 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_109, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:49 %p_Result_112 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_1, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:50 %LD = trunc i64 %p_Result_112

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:52 %select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="501" st_id="32" stage="10" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="502" st_id="33" stage="9" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="503" st_id="34" stage="8" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="504" st_id="35" stage="7" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="505" st_id="36" stage="6" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="506" st_id="37" stage="5" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="507" st_id="38" stage="4" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="508" st_id="39" stage="3" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="509" st_id="40" stage="2" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="510" st_id="41" stage="1" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="511" st_id="42" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:54 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:54 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:55 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:56 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:57 %p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:58 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:60 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="519" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:61 %p_Result_114 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:62 %zext_ln569 = zext i53 %p_Result_114

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:63 %man_V_7 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:65 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:66 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="524" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:67 %trunc_ln575 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:68 %icmp_ln581 = icmp_sgt  i12 %F2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="526" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:69 %add_ln581 = add i12 %F2, i12 4057

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:70 %sub_ln581 = sub i12 39, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="528" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:71 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:72 %icmp_ln582 = icmp_eq  i12 %F2, i12 39

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:74 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:75 %icmp_ln603 = icmp_ult  i12 %sh_amt, i12 60

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:76 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:86 %icmp_ln591 = icmp_sgt  i12 %add_ln581, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="534" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:64 %man_V = select i1 %p_Result_113, i54 %man_V_7, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="60" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:73 %sext_ln583 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln583"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="54" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:78 %ashr_ln586 = ashr i54 %man_V, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:79 %bitcast_ln702 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="539" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:80 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:81 %trunc_ln588_cast = select i1 %tmp_62, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_cast"/></StgValue>
</operation>

<operation id="541" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="60" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:82 %zext_ln604 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="542" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:83 %shl_ln604 = shl i60 %sext_ln583, i60 %zext_ln604

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="543" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:84 %select_ln585 = select i1 %icmp_ln585, i54 %ashr_ln586, i54 %trunc_ln588_cast

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="544" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:85 %sext_ln591 = sext i54 %select_ln585

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="545" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:87 %add_ln591 = add i11 %trunc_ln575, i11 2008

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="546" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:88 %zext_ln591 = zext i11 %add_ln591

]]></Node>
<StgValue><ssdm name="zext_ln591"/></StgValue>
</operation>

<operation id="547" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:89 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln591

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="548" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:90 %qb = select i1 %icmp_ln591, i1 %p_Result_113, i1 %p_Result_8

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="549" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="55" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:91 %zext_ln415_6 = zext i1 %qb

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="550" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:92 %add_ln415_5 = add i55 %sext_ln591, i55 %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="551" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:93 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="552" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:94 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="553" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:95 %select_ln582 = select i1 %and_ln582, i54 %man_V, i54 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="554" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:96 %sext_ln582 = sext i54 %select_ln582

]]></Node>
<StgValue><ssdm name="sext_ln582"/></StgValue>
</operation>

<operation id="555" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="556" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:98 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="557" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:99 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="558" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:100 %select_ln581 = select i1 %and_ln581, i55 %add_ln415_5, i55 %sext_ln582

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="559" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="60" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:101 %sext_ln581 = sext i55 %select_ln581

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="560" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:102 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="561" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:103 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="562" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:104 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="563" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:105 %select_ln603 = select i1 %and_ln603, i60 %shl_ln604, i60 %sext_ln581

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="564" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:106 %accu_s_V_1 = select i1 %icmp_ln571, i60 0, i60 %select_ln603

]]></Node>
<StgValue><ssdm name="accu_s_V_1"/></StgValue>
</operation>

<operation id="565" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:107 %this_sigma_addr_2 = getelementptr i60 %this_sigma, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="this_sigma_addr_2"/></StgValue>
</operation>

<operation id="566" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:108 %store_ln302 = store i60 %accu_s_V_1, i2 %this_sigma_addr_2

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="567" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:109 %icmp_ln885 = icmp_eq  i60 %accu_s_V_1, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="568" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:110 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="569" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %accu_s_V_1, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:1 %tmp_V = sub i60 0, i60 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv:2 %m_30 = select i1 %p_Result_115, i60 %tmp_V, i60 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_9 = partselect i60 @llvm.part.select.i60, i60 %m_30, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv:4 %p_Result_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_9

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="574" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:5 %tmp_2 = cttz i64 @llvm.cttz.i64, i64 %p_Result_116, i1 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="575" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:6 %l_3 = trunc i64 %tmp_2

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="576" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %sub_ln894 = sub i32 60, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="577" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %lsb_index_3 = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="578" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp_64 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="579" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10 %icmp_ln896 = icmp_sgt  i31 %tmp_64, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="580" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:11 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="581" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12 %sub_ln897 = sub i6 50, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="582" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="60" op_0_bw="6">
<![CDATA[
_ifconv:13 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="583" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:14 %lshr_ln897 = lshr i60 1152921504606846975, i60 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="584" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:15 %p_Result_106 = and i60 %m_30, i60 %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="585" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:16 %icmp_ln897 = icmp_ne  i60 %p_Result_106, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="586" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="587" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18 %xor_ln899 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="588" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %and_ln896 = and i1 %icmp_ln896, i1 %icmp_ln897

]]></Node>
<StgValue><ssdm name="and_ln896"/></StgValue>
</operation>

<operation id="589" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv:20 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %m_30, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="590" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %a_3 = or i1 %p_Result_6, i1 %and_ln896

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="591" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln908 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="592" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="593" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="594" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %tobool31_i_i27 = and i1 %a_3, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="tobool31_i_i27"/></StgValue>
</operation>

<operation id="595" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="64">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i64 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="596" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="60">
<![CDATA[
_ifconv:22 %zext_ln907 = zext i60 %m_30

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="597" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:25 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="598" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:26 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="599" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="600" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="601" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m_24 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="602" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %tobool31_i_i27

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="603" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_28 = add i64 %m_24, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="604" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_31 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_28, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_31"/></StgValue>
</operation>

<operation id="605" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_31

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="606" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_28, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="607" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_107, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="608" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 21, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="609" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="610" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_115, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="611" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_117 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_4, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="612" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_117

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="613" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_28, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="614" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1505 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1505"/></StgValue>
</operation>

<operation id="615" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1505_1 = icmp_eq  i52 %trunc_ln1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1505_1"/></StgValue>
</operation>

<operation id="616" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_ogt  i64 %bitcast_ln734, i64 1e-15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="617" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1505 = or i1 %icmp_ln1505_1, i1 %icmp_ln1505

]]></Node>
<StgValue><ssdm name="or_ln1505"/></StgValue>
</operation>

<operation id="618" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_ogt  i64 %bitcast_ln734, i64 1e-15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="619" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1505 = and i1 %or_ln1505, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln1505"/></StgValue>
</operation>

<operation id="620" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln304 = br i1 %and_ln1505, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread, void

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="621" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %jj_load = load i32 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="622" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="99" op_0_bw="60">
<![CDATA[
:1 %conv_i = sext i60 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="623" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="13" op_0_bw="32">
<![CDATA[
:2 %trunc_ln305 = trunc i32 %jj_load

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="624" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln305 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="625" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %i_9 = phi i7 0, void, i7 %add_ln305, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="626" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %add_ln305 = add i7 %i_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="627" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %zext_ln727 = zext i7 %i_9

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="628" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %trunc_ln727 = trunc i7 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="629" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %tmp_70_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln727, i2 0

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="630" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %sub_ln727 = sub i8 %tmp_70_cast, i8 %zext_ln727

]]></Node>
<StgValue><ssdm name="sub_ln727"/></StgValue>
</operation>

<operation id="631" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %add_ln727 = add i8 %sub_ln727, i8 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="632" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %zext_ln727_1 = zext i8 %add_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="633" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %this_matA_0_addr_2 = getelementptr i60 %this_matA_0, i64 0, i64 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="this_matA_0_addr_2"/></StgValue>
</operation>

<operation id="634" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9 %tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_9, i6 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="635" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10 %tmp_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i_9, i4 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="636" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="13" op_0_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11 %zext_ln309 = zext i11 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="637" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12 %add_ln309 = add i13 %tmp_34, i13 %zext_ln309

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="638" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13 %add_ln309_1 = add i13 %add_ln309, i13 %trunc_ln305

]]></Node>
<StgValue><ssdm name="add_ln309_1"/></StgValue>
</operation>

<operation id="639" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14 %zext_ln309_1 = zext i13 %add_ln309_1

]]></Node>
<StgValue><ssdm name="zext_ln309_1"/></StgValue>
</operation>

<operation id="640" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15 %this_matU_addr_3 = getelementptr i60 %this_matU, i64 0, i64 %zext_ln309_1

]]></Node>
<StgValue><ssdm name="this_matU_addr_3"/></StgValue>
</operation>

<operation id="641" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16 %icmp_ln305 = icmp_eq  i7 %i_9, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="642" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17 %br_ln305 = br i1 %icmp_ln305, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="643" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="60" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:2 %this_matA_0_load = load i8 %this_matA_0_addr_2

]]></Node>
<StgValue><ssdm name="this_matA_0_load"/></StgValue>
</operation>

<operation id="644" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %jj_load_1 = load i32 %jj

]]></Node>
<StgValue><ssdm name="jj_load_1"/></StgValue>
</operation>

<operation id="645" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %jj_1 = add i32 %jj_load_1, i32 1

]]></Node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="646" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2 %store_ln312 = store i32 %jj_1, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="647" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln312 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="648" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp><and_exp><literal name="and_ln1505" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="649" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="60" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:2 %this_matA_0_load = load i8 %this_matA_0_addr_2

]]></Node>
<StgValue><ssdm name="this_matA_0_load"/></StgValue>
</operation>

<operation id="650" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:3 %t_8 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %this_matA_0_load, i39 0

]]></Node>
<StgValue><ssdm name="t_8"/></StgValue>
</operation>

<operation id="651" st_id="49" stage="103" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="652" st_id="50" stage="102" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="653" st_id="51" stage="101" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="654" st_id="52" stage="100" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="655" st_id="53" stage="99" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="656" st_id="54" stage="98" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="657" st_id="55" stage="97" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="658" st_id="56" stage="96" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="659" st_id="57" stage="95" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="660" st_id="58" stage="94" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="661" st_id="59" stage="93" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="662" st_id="60" stage="92" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="663" st_id="61" stage="91" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="664" st_id="62" stage="90" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="665" st_id="63" stage="89" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="666" st_id="64" stage="88" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="667" st_id="65" stage="87" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="668" st_id="66" stage="86" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="669" st_id="67" stage="85" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="670" st_id="68" stage="84" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="671" st_id="69" stage="83" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="672" st_id="70" stage="82" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="673" st_id="71" stage="81" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="674" st_id="72" stage="80" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="675" st_id="73" stage="79" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="676" st_id="74" stage="78" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="677" st_id="75" stage="77" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="678" st_id="76" stage="76" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="679" st_id="77" stage="75" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="680" st_id="78" stage="74" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="681" st_id="79" stage="73" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="682" st_id="80" stage="72" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="683" st_id="81" stage="71" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="684" st_id="82" stage="70" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="685" st_id="83" stage="69" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="686" st_id="84" stage="68" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="687" st_id="85" stage="67" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="688" st_id="86" stage="66" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="689" st_id="87" stage="65" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="690" st_id="88" stage="64" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="691" st_id="89" stage="63" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="692" st_id="90" stage="62" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="693" st_id="91" stage="61" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="694" st_id="92" stage="60" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="695" st_id="93" stage="59" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="696" st_id="94" stage="58" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="697" st_id="95" stage="57" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="698" st_id="96" stage="56" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="699" st_id="97" stage="55" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="700" st_id="98" stage="54" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="701" st_id="99" stage="53" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="702" st_id="100" stage="52" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="703" st_id="101" stage="51" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="704" st_id="102" stage="50" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="705" st_id="103" stage="49" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="706" st_id="104" stage="48" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="707" st_id="105" stage="47" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="708" st_id="106" stage="46" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="709" st_id="107" stage="45" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="710" st_id="108" stage="44" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="711" st_id="109" stage="43" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="712" st_id="110" stage="42" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="713" st_id="111" stage="41" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="714" st_id="112" stage="40" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="715" st_id="113" stage="39" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="716" st_id="114" stage="38" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="717" st_id="115" stage="37" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="718" st_id="116" stage="36" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="719" st_id="117" stage="35" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="720" st_id="118" stage="34" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="721" st_id="119" stage="33" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="722" st_id="120" stage="32" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="723" st_id="121" stage="31" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="724" st_id="122" stage="30" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="725" st_id="123" stage="29" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="726" st_id="124" stage="28" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="727" st_id="125" stage="27" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="728" st_id="126" stage="26" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="729" st_id="127" stage="25" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="730" st_id="128" stage="24" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="731" st_id="129" stage="23" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="732" st_id="130" stage="22" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="733" st_id="131" stage="21" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="734" st_id="132" stage="20" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="735" st_id="133" stage="19" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="736" st_id="134" stage="18" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="737" st_id="135" stage="17" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="738" st_id="136" stage="16" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="739" st_id="137" stage="15" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="740" st_id="138" stage="14" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="741" st_id="139" stage="13" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="742" st_id="140" stage="12" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="743" st_id="141" stage="11" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="744" st_id="142" stage="10" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="745" st_id="143" stage="9" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="746" st_id="144" stage="8" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="747" st_id="145" stage="7" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="748" st_id="146" stage="6" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="749" st_id="147" stage="5" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="750" st_id="148" stage="4" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="751" st_id="149" stage="3" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="752" st_id="150" stage="2" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="753" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:0 %speclooptripcount_ln305 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln305"/></StgValue>
</operation>

<operation id="754" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:1 %specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="755" st_id="151" stage="1" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %sdiv_ln1148 = sdiv i99 %t_8, i99 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="756" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="60" op_0_bw="60">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:5 %trunc_ln703 = trunc i60 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="757" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="60" op_1_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:6 %store_ln309 = store i60 %trunc_ln703, i13 %this_matU_addr_3

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="758" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:7 %br_ln0 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="759" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge33.loopexit:0 %i_5 = phi i7 %add_ln318, void, i7 0, void %._crit_edge33.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="760" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge33.loopexit:1 %add_ln318 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="761" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
._crit_edge33.loopexit:2 %tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="762" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
._crit_edge33.loopexit:3 %tmp_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="763" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge33.loopexit:4 %zext_ln324_2 = zext i11 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln324_2"/></StgValue>
</operation>

<operation id="764" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge33.loopexit:5 %add_ln324_2 = add i13 %tmp_31, i13 %zext_ln324_2

]]></Node>
<StgValue><ssdm name="add_ln324_2"/></StgValue>
</operation>

<operation id="765" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge33.loopexit:6 %icmp_ln318 = icmp_eq  i7 %i_5, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="766" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge33.loopexit:7 %br_ln318 = br i1 %icmp_ln318, void %.split20, void %.lr.ph18.preheader

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="767" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split20:0 %speclooptripcount_ln318 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln318"/></StgValue>
</operation>

<operation id="768" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln318"/></StgValue>
</operation>

<operation id="769" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="11">
<![CDATA[
.split20:2 %zext_ln320 = zext i11 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="770" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
.split20:3 %br_ln320 = br void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="771" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph18.preheader:0 %br_ln329 = br void %.lr.ph18

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="772" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_7 = phi i7 %add_ln320, void %.split18, i7 0, void %.split20

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="773" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln320 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="774" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="7">
<![CDATA[
:2 %zext_ln324_3 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln324_3"/></StgValue>
</operation>

<operation id="775" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln324_3 = add i13 %add_ln324_2, i13 %zext_ln324_3

]]></Node>
<StgValue><ssdm name="add_ln324_3"/></StgValue>
</operation>

<operation id="776" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="13">
<![CDATA[
:4 %zext_ln324_4 = zext i13 %add_ln324_3

]]></Node>
<StgValue><ssdm name="zext_ln324_4"/></StgValue>
</operation>

<operation id="777" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_matU_addr_2 = getelementptr i60 %this_matU, i64 0, i64 %zext_ln324_4

]]></Node>
<StgValue><ssdm name="this_matU_addr_2"/></StgValue>
</operation>

<operation id="778" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="7">
<![CDATA[
:6 %zext_ln320_1 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="779" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %icmp_ln320 = icmp_eq  i7 %j_7, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="780" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln320 = br i1 %icmp_ln320, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="781" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split18:2 %add_ln324_1 = add i12 %zext_ln320, i12 %zext_ln320_1

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>

<operation id="782" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="12">
<![CDATA[
.split18:3 %zext_ln324_1 = zext i12 %add_ln324_1

]]></Node>
<StgValue><ssdm name="zext_ln324_1"/></StgValue>
</operation>

<operation id="783" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split18:4 %add_ln324 = add i13 %zext_ln324_1, i13 %tmp_31

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="784" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="60" op_0_bw="13">
<![CDATA[
.split18:7 %this_matU_load = load i13 %this_matU_addr_2

]]></Node>
<StgValue><ssdm name="this_matU_load"/></StgValue>
</operation>

<operation id="785" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %._crit_edge33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="786" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split18:0 %speclooptripcount_ln320 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln320"/></StgValue>
</operation>

<operation id="787" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="788" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="13">
<![CDATA[
.split18:5 %zext_ln324 = zext i13 %add_ln324

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="789" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:6 %U_addr = getelementptr i60 %U, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="U_addr"/></StgValue>
</operation>

<operation id="790" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="60" op_0_bw="13">
<![CDATA[
.split18:7 %this_matU_load = load i13 %this_matU_addr_2

]]></Node>
<StgValue><ssdm name="this_matU_load"/></StgValue>
</operation>

<operation id="791" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="60" op_1_bw="13">
<![CDATA[
.split18:8 %store_ln324 = store i60 %this_matU_load, i13 %U_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="792" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
.split18:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="793" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph18:0 %i_7 = phi i2 %add_ln329, void %.split16, i2 0, void %.lr.ph18.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="794" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph18:1 %add_ln329 = add i2 %i_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="795" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="2">
<![CDATA[
.lr.ph18:2 %zext_ln329 = zext i2 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="796" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph18:3 %icmp_ln329 = icmp_eq  i2 %i_7, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="797" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph18:4 %br_ln329 = br i1 %icmp_ln329, void %.split16, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="798" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %this_sigma_addr_1 = getelementptr i60 %this_sigma, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="this_sigma_addr_1"/></StgValue>
</operation>

<operation id="799" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="60" op_0_bw="2">
<![CDATA[
.split16:4 %this_sigma_load = load i2 %this_sigma_addr_1

]]></Node>
<StgValue><ssdm name="this_sigma_load"/></StgValue>
</operation>

<operation id="800" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln337 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="801" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:0 %speclooptripcount_ln329 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln329"/></StgValue>
</operation>

<operation id="802" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln329"/></StgValue>
</operation>

<operation id="803" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:3 %S_addr = getelementptr i60 %S, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="804" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="60" op_0_bw="2">
<![CDATA[
.split16:4 %this_sigma_load = load i2 %this_sigma_addr_1

]]></Node>
<StgValue><ssdm name="this_sigma_load"/></StgValue>
</operation>

<operation id="805" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
.split16:5 %store_ln333 = store i60 %this_sigma_load, i2 %S_addr

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="806" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
.split16:6 %br_ln0 = br void %.lr.ph18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="807" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_11 = phi i2 %add_ln337, void %._crit_edge, i2 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="808" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph:1 %phi_mul189 = phi i4 %add_ln337_1, void %._crit_edge, i4 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="phi_mul189"/></StgValue>
</operation>

<operation id="809" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph:2 %add_ln337 = add i2 %i_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln337"/></StgValue>
</operation>

<operation id="810" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:3 %add_ln337_1 = add i4 %phi_mul189, i4 %zext_ln165

]]></Node>
<StgValue><ssdm name="add_ln337_1"/></StgValue>
</operation>

<operation id="811" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="2">
<![CDATA[
.lr.ph:4 %zext_ln343_1 = zext i2 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="812" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph:5 %tmp_33 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_11, i2 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="813" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:6 %sub_ln343 = sub i4 %tmp_33, i4 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="sub_ln343"/></StgValue>
</operation>

<operation id="814" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph:7 %icmp_ln337 = icmp_eq  i2 %i_11, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="815" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:8 %br_ln337 = br i1 %icmp_ln337, void %.lr.ph.split, void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="816" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.split:0 %speclooptripcount_ln337 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln337"/></StgValue>
</operation>

<operation id="817" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split:1 %specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln337"/></StgValue>
</operation>

<operation id="818" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split:2 %br_ln339 = br void

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="819" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0">
<![CDATA[
._crit_edge14:0 %ret_ln352 = ret

]]></Node>
<StgValue><ssdm name="ret_ln352"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="820" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_8 = phi i2 %add_ln339, void %.split, i2 0, void %.lr.ph.split

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="821" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln339 = add i2 %j_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="822" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="2">
<![CDATA[
:2 %zext_ln343_2 = zext i2 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln343_2"/></StgValue>
</operation>

<operation id="823" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln343_1 = add i4 %sub_ln343, i4 %zext_ln343_2

]]></Node>
<StgValue><ssdm name="add_ln343_1"/></StgValue>
</operation>

<operation id="824" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="4">
<![CDATA[
:4 %zext_ln343_3 = zext i4 %add_ln343_1

]]></Node>
<StgValue><ssdm name="zext_ln343_3"/></StgValue>
</operation>

<operation id="825" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_matV_0_addr_2 = getelementptr i60 %this_matV_0, i64 0, i64 %zext_ln343_3

]]></Node>
<StgValue><ssdm name="this_matV_0_addr_2"/></StgValue>
</operation>

<operation id="826" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %icmp_ln339 = icmp_eq  i2 %j_8, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="827" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln339 = br i1 %icmp_ln339, void %.split, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="828" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:2 %add_ln343 = add i4 %phi_mul189, i4 %zext_ln343_2

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="829" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="60" op_0_bw="4">
<![CDATA[
.split:5 %this_matV_0_load = load i4 %this_matV_0_addr_2

]]></Node>
<StgValue><ssdm name="this_matV_0_load"/></StgValue>
</operation>

<operation id="830" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="831" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %speclooptripcount_ln339 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln339"/></StgValue>
</operation>

<operation id="832" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln339 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln339"/></StgValue>
</operation>

<operation id="833" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="4">
<![CDATA[
.split:3 %zext_ln343 = zext i4 %add_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="834" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %V_addr = getelementptr i60 %V, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="835" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="60" op_0_bw="4">
<![CDATA[
.split:5 %this_matV_0_load = load i4 %this_matV_0_addr_2

]]></Node>
<StgValue><ssdm name="this_matV_0_load"/></StgValue>
</operation>

<operation id="836" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
.split:6 %store_ln343 = store i60 %this_matV_0_load, i4 %V_addr

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="837" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
