<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\LAKKA_new.v<br>
C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\LAKKA_pack.sv<br>
C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\gw_packer.v<br>
C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\ram_module.v<br>
C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\timer_simp_bus.v<br>
C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\uart_tx_simp_bus.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 14 17:52:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>gw_packer</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 1s, Peak memory usage = 351.906MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.251s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.198s, Peak memory usage = 351.906MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.226s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 351.906MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.172s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 351.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.245s, Peak memory usage = 351.906MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.242s, Peak memory usage = 351.906MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 351.906MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1497</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1134</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>313</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1818</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>195</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>711</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>912</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>306</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>306</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2276(1826 LUT, 306 ALU, 24 RAM16) / 23040</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1497 / 23280</td>
<td>7%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1497 / 23280</td>
<td>7%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>8 / 56</td>
<td>15%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>cpu/cpu/debugTransportModuleJtagTap_1/n1256_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpu/cpu/debugTransportModuleJtagTap_1/n1256_s2/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>131.8(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_tck</td>
<td>100.0(MHz)</td>
<td>218.1(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/I1</td>
</tr>
<tr>
<td>1.950</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/CIN</td>
</tr>
<tr>
<td>1.998</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/COUT</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/CIN</td>
</tr>
<tr>
<td>2.046</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/COUT</td>
</tr>
<tr>
<td>2.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/CIN</td>
</tr>
<tr>
<td>2.142</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/COUT</td>
</tr>
<tr>
<td>2.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/CIN</td>
</tr>
<tr>
<td>2.190</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/COUT</td>
</tr>
<tr>
<td>2.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/CIN</td>
</tr>
<tr>
<td>2.238</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/COUT</td>
</tr>
<tr>
<td>2.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/CIN</td>
</tr>
<tr>
<td>2.334</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/COUT</td>
</tr>
<tr>
<td>2.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/COUT</td>
</tr>
<tr>
<td>2.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/CIN</td>
</tr>
<tr>
<td>2.478</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/COUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/CIN</td>
</tr>
<tr>
<td>2.574</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/COUT</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/CIN</td>
</tr>
<tr>
<td>2.622</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/COUT</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/CIN</td>
</tr>
<tr>
<td>2.670</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/COUT</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/CIN</td>
</tr>
<tr>
<td>2.718</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/COUT</td>
</tr>
<tr>
<td>2.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/CIN</td>
</tr>
<tr>
<td>2.766</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/COUT</td>
</tr>
<tr>
<td>2.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/CIN</td>
</tr>
<tr>
<td>2.958</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/COUT</td>
</tr>
<tr>
<td>2.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/CIN</td>
</tr>
<tr>
<td>3.006</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/COUT</td>
</tr>
<tr>
<td>3.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/CIN</td>
</tr>
<tr>
<td>3.102</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/COUT</td>
</tr>
<tr>
<td>3.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/CIN</td>
</tr>
<tr>
<td>3.150</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/COUT</td>
</tr>
<tr>
<td>3.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/CIN</td>
</tr>
<tr>
<td>3.198</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/COUT</td>
</tr>
<tr>
<td>3.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/CIN</td>
</tr>
<tr>
<td>3.390</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/COUT</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>4.061</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>4.493</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>4.925</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s4/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s4/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n8968_s3/I0</td>
</tr>
<tr>
<td>6.285</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>cpu/cpu/n8968_s3/F</td>
</tr>
<tr>
<td>6.465</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9216_s2/I2</td>
</tr>
<tr>
<td>6.908</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/n9216_s2/F</td>
</tr>
<tr>
<td>7.088</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9217_s5/I1</td>
</tr>
<tr>
<td>7.584</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9217_s5/F</td>
</tr>
<tr>
<td>7.764</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9217_s6/I2</td>
</tr>
<tr>
<td>8.207</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9217_s6/F</td>
</tr>
<tr>
<td>8.387</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.357, 71.197%; route: 1.800, 23.923%; tC2Q: 0.367, 4.880%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu/IBusSimplePlugin_pending_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/I1</td>
</tr>
<tr>
<td>1.950</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/CIN</td>
</tr>
<tr>
<td>1.998</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/COUT</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/CIN</td>
</tr>
<tr>
<td>2.046</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/COUT</td>
</tr>
<tr>
<td>2.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/CIN</td>
</tr>
<tr>
<td>2.142</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/COUT</td>
</tr>
<tr>
<td>2.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/CIN</td>
</tr>
<tr>
<td>2.190</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/COUT</td>
</tr>
<tr>
<td>2.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/CIN</td>
</tr>
<tr>
<td>2.238</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/COUT</td>
</tr>
<tr>
<td>2.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/CIN</td>
</tr>
<tr>
<td>2.334</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/COUT</td>
</tr>
<tr>
<td>2.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/COUT</td>
</tr>
<tr>
<td>2.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/CIN</td>
</tr>
<tr>
<td>2.478</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/COUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/CIN</td>
</tr>
<tr>
<td>2.574</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/COUT</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/CIN</td>
</tr>
<tr>
<td>2.622</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/COUT</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/CIN</td>
</tr>
<tr>
<td>2.670</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/COUT</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/CIN</td>
</tr>
<tr>
<td>2.718</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/COUT</td>
</tr>
<tr>
<td>2.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/CIN</td>
</tr>
<tr>
<td>2.766</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/COUT</td>
</tr>
<tr>
<td>2.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/CIN</td>
</tr>
<tr>
<td>2.958</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/COUT</td>
</tr>
<tr>
<td>2.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/CIN</td>
</tr>
<tr>
<td>3.006</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/COUT</td>
</tr>
<tr>
<td>3.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/CIN</td>
</tr>
<tr>
<td>3.102</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/COUT</td>
</tr>
<tr>
<td>3.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/CIN</td>
</tr>
<tr>
<td>3.150</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/COUT</td>
</tr>
<tr>
<td>3.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/CIN</td>
</tr>
<tr>
<td>3.198</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/COUT</td>
</tr>
<tr>
<td>3.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/CIN</td>
</tr>
<tr>
<td>3.390</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/COUT</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>4.061</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>4.493</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>4.925</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s4/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s4/F</td>
</tr>
<tr>
<td>5.780</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/fifo/io_push_rValid_s6/I2</td>
</tr>
<tr>
<td>6.223</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/fifo/io_push_rValid_s6/F</td>
</tr>
<tr>
<td>6.403</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_0_s2/I2</td>
</tr>
<tr>
<td>6.846</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_0_s2/F</td>
</tr>
<tr>
<td>7.026</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_2_s3/I2</td>
</tr>
<tr>
<td>7.469</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_2_s3/F</td>
</tr>
<tr>
<td>7.649</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_2_s1/I2</td>
</tr>
<tr>
<td>8.091</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_next_2_s1/F</td>
</tr>
<tr>
<td>8.271</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_value_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_value_2_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_pending_value_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.242, 70.749%; route: 1.800, 24.295%; tC2Q: 0.367, 4.956%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/I1</td>
</tr>
<tr>
<td>1.950</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/CIN</td>
</tr>
<tr>
<td>1.998</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/COUT</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/CIN</td>
</tr>
<tr>
<td>2.046</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/COUT</td>
</tr>
<tr>
<td>2.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/CIN</td>
</tr>
<tr>
<td>2.142</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/COUT</td>
</tr>
<tr>
<td>2.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/CIN</td>
</tr>
<tr>
<td>2.190</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/COUT</td>
</tr>
<tr>
<td>2.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/CIN</td>
</tr>
<tr>
<td>2.238</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/COUT</td>
</tr>
<tr>
<td>2.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/CIN</td>
</tr>
<tr>
<td>2.334</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/COUT</td>
</tr>
<tr>
<td>2.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/COUT</td>
</tr>
<tr>
<td>2.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/CIN</td>
</tr>
<tr>
<td>2.478</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/COUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/CIN</td>
</tr>
<tr>
<td>2.574</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/COUT</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/CIN</td>
</tr>
<tr>
<td>2.622</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/COUT</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/CIN</td>
</tr>
<tr>
<td>2.670</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/COUT</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/CIN</td>
</tr>
<tr>
<td>2.718</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/COUT</td>
</tr>
<tr>
<td>2.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/CIN</td>
</tr>
<tr>
<td>2.766</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/COUT</td>
</tr>
<tr>
<td>2.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/CIN</td>
</tr>
<tr>
<td>2.958</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/COUT</td>
</tr>
<tr>
<td>2.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/CIN</td>
</tr>
<tr>
<td>3.006</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/COUT</td>
</tr>
<tr>
<td>3.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/CIN</td>
</tr>
<tr>
<td>3.102</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/COUT</td>
</tr>
<tr>
<td>3.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/CIN</td>
</tr>
<tr>
<td>3.150</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/COUT</td>
</tr>
<tr>
<td>3.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/CIN</td>
</tr>
<tr>
<td>3.198</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/COUT</td>
</tr>
<tr>
<td>3.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/CIN</td>
</tr>
<tr>
<td>3.390</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/COUT</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>4.061</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>4.493</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>4.925</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n8990_s4/I3</td>
</tr>
<tr>
<td>5.357</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/n8990_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>6.042</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>6.222</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9301_s12/I3</td>
</tr>
<tr>
<td>6.474</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu/cpu/n9301_s12/F</td>
</tr>
<tr>
<td>6.654</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9288_s1/I1</td>
</tr>
<tr>
<td>7.149</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/n9288_s1/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s3/I0</td>
</tr>
<tr>
<td>7.835</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s3/F</td>
</tr>
<tr>
<td>8.015</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_0_s1/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.299</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.985, 69.698%; route: 1.800, 25.168%; tC2Q: 0.367, 5.134%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/I1</td>
</tr>
<tr>
<td>1.950</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/CIN</td>
</tr>
<tr>
<td>1.998</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/COUT</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/CIN</td>
</tr>
<tr>
<td>2.046</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/COUT</td>
</tr>
<tr>
<td>2.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/CIN</td>
</tr>
<tr>
<td>2.142</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/COUT</td>
</tr>
<tr>
<td>2.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/CIN</td>
</tr>
<tr>
<td>2.190</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/COUT</td>
</tr>
<tr>
<td>2.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/CIN</td>
</tr>
<tr>
<td>2.238</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/COUT</td>
</tr>
<tr>
<td>2.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/CIN</td>
</tr>
<tr>
<td>2.334</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/COUT</td>
</tr>
<tr>
<td>2.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/COUT</td>
</tr>
<tr>
<td>2.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/CIN</td>
</tr>
<tr>
<td>2.478</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/COUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/CIN</td>
</tr>
<tr>
<td>2.574</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/COUT</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/CIN</td>
</tr>
<tr>
<td>2.622</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/COUT</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/CIN</td>
</tr>
<tr>
<td>2.670</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/COUT</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/CIN</td>
</tr>
<tr>
<td>2.718</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/COUT</td>
</tr>
<tr>
<td>2.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/CIN</td>
</tr>
<tr>
<td>2.766</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/COUT</td>
</tr>
<tr>
<td>2.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/CIN</td>
</tr>
<tr>
<td>2.958</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/COUT</td>
</tr>
<tr>
<td>2.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/CIN</td>
</tr>
<tr>
<td>3.006</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/COUT</td>
</tr>
<tr>
<td>3.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/CIN</td>
</tr>
<tr>
<td>3.102</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/COUT</td>
</tr>
<tr>
<td>3.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/CIN</td>
</tr>
<tr>
<td>3.150</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/COUT</td>
</tr>
<tr>
<td>3.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/CIN</td>
</tr>
<tr>
<td>3.198</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/COUT</td>
</tr>
<tr>
<td>3.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/CIN</td>
</tr>
<tr>
<td>3.390</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/COUT</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>4.061</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>4.493</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>4.925</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n8990_s4/I3</td>
</tr>
<tr>
<td>5.357</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/n8990_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>6.042</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>6.222</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9301_s12/I3</td>
</tr>
<tr>
<td>6.474</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu/cpu/n9301_s12/F</td>
</tr>
<tr>
<td>6.654</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9288_s1/I1</td>
</tr>
<tr>
<td>7.149</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/n9288_s1/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s3/I0</td>
</tr>
<tr>
<td>7.835</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s3/F</td>
</tr>
<tr>
<td>8.015</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s1/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.299</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_stepLogic_stateReg_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.985, 69.698%; route: 1.800, 25.168%; tC2Q: 0.367, 5.134%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/I1</td>
</tr>
<tr>
<td>1.950</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/cpu/n6348_s0/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/CIN</td>
</tr>
<tr>
<td>1.998</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/cpu/n6349_s0/COUT</td>
</tr>
<tr>
<td>1.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/CIN</td>
</tr>
<tr>
<td>2.046</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6350_s0/COUT</td>
</tr>
<tr>
<td>2.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6351_s0/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/CIN</td>
</tr>
<tr>
<td>2.142</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6352_s0/COUT</td>
</tr>
<tr>
<td>2.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/CIN</td>
</tr>
<tr>
<td>2.190</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6353_s0/COUT</td>
</tr>
<tr>
<td>2.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/CIN</td>
</tr>
<tr>
<td>2.238</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6354_s0/COUT</td>
</tr>
<tr>
<td>2.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6355_s0/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/CIN</td>
</tr>
<tr>
<td>2.334</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6356_s0/COUT</td>
</tr>
<tr>
<td>2.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6357_s0/COUT</td>
</tr>
<tr>
<td>2.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6358_s0/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/CIN</td>
</tr>
<tr>
<td>2.478</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6359_s0/COUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6360_s0/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/CIN</td>
</tr>
<tr>
<td>2.574</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6361_s0/COUT</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/CIN</td>
</tr>
<tr>
<td>2.622</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6362_s0/COUT</td>
</tr>
<tr>
<td>2.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/CIN</td>
</tr>
<tr>
<td>2.670</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6363_s0/COUT</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/CIN</td>
</tr>
<tr>
<td>2.718</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6364_s0/COUT</td>
</tr>
<tr>
<td>2.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/CIN</td>
</tr>
<tr>
<td>2.766</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6365_s0/COUT</td>
</tr>
<tr>
<td>2.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6366_s0/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6367_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/CIN</td>
</tr>
<tr>
<td>2.910</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6368_s0/COUT</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/CIN</td>
</tr>
<tr>
<td>2.958</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6369_s0/COUT</td>
</tr>
<tr>
<td>2.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/CIN</td>
</tr>
<tr>
<td>3.006</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6370_s0/COUT</td>
</tr>
<tr>
<td>3.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6371_s0/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/CIN</td>
</tr>
<tr>
<td>3.102</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6372_s0/COUT</td>
</tr>
<tr>
<td>3.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/CIN</td>
</tr>
<tr>
<td>3.150</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6373_s0/COUT</td>
</tr>
<tr>
<td>3.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/CIN</td>
</tr>
<tr>
<td>3.198</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6374_s0/COUT</td>
</tr>
<tr>
<td>3.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6375_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/CIN</td>
</tr>
<tr>
<td>3.294</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6376_s0/COUT</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6377_s0/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/CIN</td>
</tr>
<tr>
<td>3.390</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6378_s0/COUT</td>
</tr>
<tr>
<td>3.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n6379_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>4.061</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>4.241</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>4.493</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>4.925</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n8990_s4/I3</td>
</tr>
<tr>
<td>5.357</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/cpu/n8990_s4/F</td>
</tr>
<tr>
<td>5.537</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>6.042</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>6.222</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9301_s12/I3</td>
</tr>
<tr>
<td>6.474</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu/cpu/n9301_s12/F</td>
</tr>
<tr>
<td>6.654</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/n9288_s1/I1</td>
</tr>
<tr>
<td>7.149</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/cpu/n9288_s1/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>7.825</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>8.005</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_1_s1/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.299</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/cpu/IBusSimplePlugin_decodePc_pcReg_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.975, 69.657%; route: 1.800, 25.202%; tC2Q: 0.367, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
