/*
 * arch/arm/mach-tz3000/include/mach/regs/pmu_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _PMU_REG_DEF_H
#define _PMU_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// PowerSwitchOn_TOP Register
#define PMU_POWERSWITCHON_TOP_OFS                0x00000000
// PSW_TOP bitfiled (RW) Reset=1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_MASK       0x1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_SHIFT      0 
#define PMU_POWERSWITCHON_TOP_PSW_TOP_BIT        0x1
#define PMU_POWERSWITCHON_TOP_PSW_TOP_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHON_TOP_RESERVED_MASK      0xFFFFFFFE
#define PMU_POWERSWITCHON_TOP_RESERVED_SHIFT     1 
#define PMU_POWERSWITCHON_TOP_RESERVED_BIT       0x7FFFFFFF
#define PMU_POWERSWITCHON_TOP_RESERVED_BITWIDTH  31
// PowerSwitchOn_CPU Register
#define PMU_POWERSWITCHON_CPU_OFS                0x00000004
// PSW_CPU bitfiled (RW) Reset=1
#define PMU_POWERSWITCHON_CPU_PSW_CPU_MASK       0x1
#define PMU_POWERSWITCHON_CPU_PSW_CPU_SHIFT      0 
#define PMU_POWERSWITCHON_CPU_PSW_CPU_BIT        0x1
#define PMU_POWERSWITCHON_CPU_PSW_CPU_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHON_CPU_RESERVED_MASK      0xFFFFFFFE
#define PMU_POWERSWITCHON_CPU_RESERVED_SHIFT     1 
#define PMU_POWERSWITCHON_CPU_RESERVED_BIT       0x7FFFFFFF
#define PMU_POWERSWITCHON_CPU_RESERVED_BITWIDTH  31
// PowerSwitchOn_GPU Register
#define PMU_POWERSWITCHON_GPU_OFS                0x00000008
// PSW_GPU bitfiled (RW) Reset=0
#define PMU_POWERSWITCHON_GPU_PSW_GPU_MASK       0x1
#define PMU_POWERSWITCHON_GPU_PSW_GPU_SHIFT      0 
#define PMU_POWERSWITCHON_GPU_PSW_GPU_BIT        0x1
#define PMU_POWERSWITCHON_GPU_PSW_GPU_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHON_GPU_RESERVED_MASK      0xFFFFFFFE
#define PMU_POWERSWITCHON_GPU_RESERVED_SHIFT     1 
#define PMU_POWERSWITCHON_GPU_RESERVED_BIT       0x7FFFFFFF
#define PMU_POWERSWITCHON_GPU_RESERVED_BITWIDTH  31
// PowerSwitchOn_VIDEO Register
#define PMU_POWERSWITCHON_VIDEO_OFS              0x0000000C
// PSW_VIDEO bitfiled (RW) Reset=0
#define PMU_POWERSWITCHON_VIDEO_PSW_VIDEO_MASK   0x1
#define PMU_POWERSWITCHON_VIDEO_PSW_VIDEO_SHIFT  0 
#define PMU_POWERSWITCHON_VIDEO_PSW_VIDEO_BIT    0x1
#define PMU_POWERSWITCHON_VIDEO_PSW_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHON_VIDEO_RESERVED_MASK    0xFFFFFFFE
#define PMU_POWERSWITCHON_VIDEO_RESERVED_SHIFT   1 
#define PMU_POWERSWITCHON_VIDEO_RESERVED_BIT     0x7FFFFFFF
#define PMU_POWERSWITCHON_VIDEO_RESERVED_BITWIDTH 31
// PowerSwitchOff_TOP Register
#define PMU_POWERSWITCHOFF_TOP_OFS               0x00000100
// PSW_TOP bitfiled (RW) Reset=0
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_MASK      0x1
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_SHIFT     0 
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_BIT       0x1
#define PMU_POWERSWITCHOFF_TOP_PSW_TOP_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHOFF_TOP_RESERVED_MASK     0xFFFFFFFE
#define PMU_POWERSWITCHOFF_TOP_RESERVED_SHIFT    1 
#define PMU_POWERSWITCHOFF_TOP_RESERVED_BIT      0x7FFFFFFF
#define PMU_POWERSWITCHOFF_TOP_RESERVED_BITWIDTH 31
// PowerSwitchOff_CPU Register
#define PMU_POWERSWITCHOFF_CPU_OFS               0x00000104
// PSW_CPU bitfiled (RW) Reset=0
#define PMU_POWERSWITCHOFF_CPU_PSW_CPU_MASK      0x1
#define PMU_POWERSWITCHOFF_CPU_PSW_CPU_SHIFT     0 
#define PMU_POWERSWITCHOFF_CPU_PSW_CPU_BIT       0x1
#define PMU_POWERSWITCHOFF_CPU_PSW_CPU_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHOFF_CPU_RESERVED_MASK     0xFFFFFFFE
#define PMU_POWERSWITCHOFF_CPU_RESERVED_SHIFT    1 
#define PMU_POWERSWITCHOFF_CPU_RESERVED_BIT      0x7FFFFFFF
#define PMU_POWERSWITCHOFF_CPU_RESERVED_BITWIDTH 31
// PowerSwitchOff_GPU Register
#define PMU_POWERSWITCHOFF_GPU_OFS               0x00000108
// PSW_GPU bitfiled (RW) Reset=1
#define PMU_POWERSWITCHOFF_GPU_PSW_GPU_MASK      0x1
#define PMU_POWERSWITCHOFF_GPU_PSW_GPU_SHIFT     0 
#define PMU_POWERSWITCHOFF_GPU_PSW_GPU_BIT       0x1
#define PMU_POWERSWITCHOFF_GPU_PSW_GPU_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHOFF_GPU_RESERVED_MASK     0xFFFFFFFE
#define PMU_POWERSWITCHOFF_GPU_RESERVED_SHIFT    1 
#define PMU_POWERSWITCHOFF_GPU_RESERVED_BIT      0x7FFFFFFF
#define PMU_POWERSWITCHOFF_GPU_RESERVED_BITWIDTH 31
// PowerSwitchOff_VIDEO Register
#define PMU_POWERSWITCHOFF_VIDEO_OFS             0x0000010C
// PSW_VIDEO bitfiled (RW) Reset=1
#define PMU_POWERSWITCHOFF_VIDEO_PSW_VIDEO_MASK  0x1
#define PMU_POWERSWITCHOFF_VIDEO_PSW_VIDEO_SHIFT 0 
#define PMU_POWERSWITCHOFF_VIDEO_PSW_VIDEO_BIT   0x1
#define PMU_POWERSWITCHOFF_VIDEO_PSW_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_POWERSWITCHOFF_VIDEO_RESERVED_MASK   0xFFFFFFFE
#define PMU_POWERSWITCHOFF_VIDEO_RESERVED_SHIFT  1 
#define PMU_POWERSWITCHOFF_VIDEO_RESERVED_BIT    0x7FFFFFFF
#define PMU_POWERSWITCHOFF_VIDEO_RESERVED_BITWIDTH 31
// InIsoOn_GPU Register
#define PMU_INISOON_GPU_OFS                      0x00000208
// InIso_GPU bitfiled (RW) Reset=1
#define PMU_INISOON_GPU_INISO_GPU_MASK           0x1
#define PMU_INISOON_GPU_INISO_GPU_SHIFT          0 
#define PMU_INISOON_GPU_INISO_GPU_BIT            0x1
#define PMU_INISOON_GPU_INISO_GPU_BITWIDTH       1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOON_GPU_RESERVED_MASK            0xFFFFFFFE
#define PMU_INISOON_GPU_RESERVED_SHIFT           1 
#define PMU_INISOON_GPU_RESERVED_BIT             0x7FFFFFFF
#define PMU_INISOON_GPU_RESERVED_BITWIDTH        31
// InIsoOn_VIDEO Register
#define PMU_INISOON_VIDEO_OFS                    0x0000020C
// InIso_VIDEO bitfiled (RW) Reset=1
#define PMU_INISOON_VIDEO_INISO_VIDEO_MASK       0x1
#define PMU_INISOON_VIDEO_INISO_VIDEO_SHIFT      0 
#define PMU_INISOON_VIDEO_INISO_VIDEO_BIT        0x1
#define PMU_INISOON_VIDEO_INISO_VIDEO_BITWIDTH   1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOON_VIDEO_RESERVED_MASK          0xFFFFFFFE
#define PMU_INISOON_VIDEO_RESERVED_SHIFT         1 
#define PMU_INISOON_VIDEO_RESERVED_BIT           0x7FFFFFFF
#define PMU_INISOON_VIDEO_RESERVED_BITWIDTH      31
// InIsoOff_GPU Register
#define PMU_INISOOFF_GPU_OFS                     0x00000308
// InIso_GPU bitfiled (RW) Reset=0
#define PMU_INISOOFF_GPU_INISO_GPU_MASK          0x1
#define PMU_INISOOFF_GPU_INISO_GPU_SHIFT         0 
#define PMU_INISOOFF_GPU_INISO_GPU_BIT           0x1
#define PMU_INISOOFF_GPU_INISO_GPU_BITWIDTH      1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOOFF_GPU_RESERVED_MASK           0xFFFFFFFE
#define PMU_INISOOFF_GPU_RESERVED_SHIFT          1 
#define PMU_INISOOFF_GPU_RESERVED_BIT            0x7FFFFFFF
#define PMU_INISOOFF_GPU_RESERVED_BITWIDTH       31
// InIsoOff_VIDEO Register
#define PMU_INISOOFF_VIDEO_OFS                   0x0000030C
// InIso_VIDEO bitfiled (RW) Reset=0
#define PMU_INISOOFF_VIDEO_INISO_VIDEO_MASK      0x1
#define PMU_INISOOFF_VIDEO_INISO_VIDEO_SHIFT     0 
#define PMU_INISOOFF_VIDEO_INISO_VIDEO_BIT       0x1
#define PMU_INISOOFF_VIDEO_INISO_VIDEO_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define PMU_INISOOFF_VIDEO_RESERVED_MASK         0xFFFFFFFE
#define PMU_INISOOFF_VIDEO_RESERVED_SHIFT        1 
#define PMU_INISOOFF_VIDEO_RESERVED_BIT          0x7FFFFFFF
#define PMU_INISOOFF_VIDEO_RESERVED_BITWIDTH     31
// OutIsoOn_TOP Register
#define PMU_OUTISOON_TOP_OFS                     0x00000400
// OutIso_TOP bitfiled (RW) Reset=0
#define PMU_OUTISOON_TOP_OUTISO_TOP_MASK         0x1
#define PMU_OUTISOON_TOP_OUTISO_TOP_SHIFT        0 
#define PMU_OUTISOON_TOP_OUTISO_TOP_BIT          0x1
#define PMU_OUTISOON_TOP_OUTISO_TOP_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_TOP_RESERVED_MASK           0xFFFFFFFE
#define PMU_OUTISOON_TOP_RESERVED_SHIFT          1 
#define PMU_OUTISOON_TOP_RESERVED_BIT            0x7FFFFFFF
#define PMU_OUTISOON_TOP_RESERVED_BITWIDTH       31
// OutIsoOn_CPU Register
#define PMU_OUTISOON_CPU_OFS                     0x00000404
// OutIso_CPU bitfiled (RW) Reset=0
#define PMU_OUTISOON_CPU_OUTISO_CPU_MASK         0x1
#define PMU_OUTISOON_CPU_OUTISO_CPU_SHIFT        0 
#define PMU_OUTISOON_CPU_OUTISO_CPU_BIT          0x1
#define PMU_OUTISOON_CPU_OUTISO_CPU_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_CPU_RESERVED_MASK           0xFFFFFFFE
#define PMU_OUTISOON_CPU_RESERVED_SHIFT          1 
#define PMU_OUTISOON_CPU_RESERVED_BIT            0x7FFFFFFF
#define PMU_OUTISOON_CPU_RESERVED_BITWIDTH       31
// OutIsoOn_GPU Register
#define PMU_OUTISOON_GPU_OFS                     0x00000408
// OutIso_GPU bitfiled (RW) Reset=1
#define PMU_OUTISOON_GPU_OUTISO_GPU_MASK         0x1
#define PMU_OUTISOON_GPU_OUTISO_GPU_SHIFT        0 
#define PMU_OUTISOON_GPU_OUTISO_GPU_BIT          0x1
#define PMU_OUTISOON_GPU_OUTISO_GPU_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_GPU_RESERVED_MASK           0xFFFFFFFE
#define PMU_OUTISOON_GPU_RESERVED_SHIFT          1 
#define PMU_OUTISOON_GPU_RESERVED_BIT            0x7FFFFFFF
#define PMU_OUTISOON_GPU_RESERVED_BITWIDTH       31
// OutIsoOn_VIDEO Register
#define PMU_OUTISOON_VIDEO_OFS                   0x0000040C
// OutIso_VIDEO bitfiled (RW) Reset=1
#define PMU_OUTISOON_VIDEO_OUTISO_VIDEO_MASK     0x1
#define PMU_OUTISOON_VIDEO_OUTISO_VIDEO_SHIFT    0 
#define PMU_OUTISOON_VIDEO_OUTISO_VIDEO_BIT      0x1
#define PMU_OUTISOON_VIDEO_OUTISO_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOON_VIDEO_RESERVED_MASK         0xFFFFFFFE
#define PMU_OUTISOON_VIDEO_RESERVED_SHIFT        1 
#define PMU_OUTISOON_VIDEO_RESERVED_BIT          0x7FFFFFFF
#define PMU_OUTISOON_VIDEO_RESERVED_BITWIDTH     31
// OutIsoOff_TOP Register
#define PMU_OUTISOOFF_TOP_OFS                    0x00000500
// OutIso_TOP bitfiled (RW) Reset=1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_MASK        0x1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_SHIFT       0 
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_BIT         0x1
#define PMU_OUTISOOFF_TOP_OUTISO_TOP_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_TOP_RESERVED_MASK          0xFFFFFFFE
#define PMU_OUTISOOFF_TOP_RESERVED_SHIFT         1 
#define PMU_OUTISOOFF_TOP_RESERVED_BIT           0x7FFFFFFF
#define PMU_OUTISOOFF_TOP_RESERVED_BITWIDTH      31
// OutIsoOff_CPU Register
#define PMU_OUTISOOFF_CPU_OFS                    0x00000504
// OutIso_CPU bitfiled (RW) Reset=1
#define PMU_OUTISOOFF_CPU_OUTISO_CPU_MASK        0x1
#define PMU_OUTISOOFF_CPU_OUTISO_CPU_SHIFT       0 
#define PMU_OUTISOOFF_CPU_OUTISO_CPU_BIT         0x1
#define PMU_OUTISOOFF_CPU_OUTISO_CPU_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_CPU_RESERVED_MASK          0xFFFFFFFE
#define PMU_OUTISOOFF_CPU_RESERVED_SHIFT         1 
#define PMU_OUTISOOFF_CPU_RESERVED_BIT           0x7FFFFFFF
#define PMU_OUTISOOFF_CPU_RESERVED_BITWIDTH      31
// OutIsoOff_GPU Register
#define PMU_OUTISOOFF_GPU_OFS                    0x00000508
// OutIso_GPU bitfiled (RW) Reset=0
#define PMU_OUTISOOFF_GPU_OUTISO_GPU_MASK        0x1
#define PMU_OUTISOOFF_GPU_OUTISO_GPU_SHIFT       0 
#define PMU_OUTISOOFF_GPU_OUTISO_GPU_BIT         0x1
#define PMU_OUTISOOFF_GPU_OUTISO_GPU_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_GPU_RESERVED_MASK          0xFFFFFFFE
#define PMU_OUTISOOFF_GPU_RESERVED_SHIFT         1 
#define PMU_OUTISOOFF_GPU_RESERVED_BIT           0x7FFFFFFF
#define PMU_OUTISOOFF_GPU_RESERVED_BITWIDTH      31
// OutIsoOff_VIDEO Register
#define PMU_OUTISOOFF_VIDEO_OFS                  0x0000050C
// OutIso_VIDEO bitfiled (RW) Reset=0
#define PMU_OUTISOOFF_VIDEO_OUTISO_VIDEO_MASK    0x1
#define PMU_OUTISOOFF_VIDEO_OUTISO_VIDEO_SHIFT   0 
#define PMU_OUTISOOFF_VIDEO_OUTISO_VIDEO_BIT     0x1
#define PMU_OUTISOOFF_VIDEO_OUTISO_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_OUTISOOFF_VIDEO_RESERVED_MASK        0xFFFFFFFE
#define PMU_OUTISOOFF_VIDEO_RESERVED_SHIFT       1 
#define PMU_OUTISOOFF_VIDEO_RESERVED_BIT         0x7FFFFFFF
#define PMU_OUTISOOFF_VIDEO_RESERVED_BITWIDTH    31
// ClockGatingOn_westpierSS_0 Register
#define PMU_CLOCKGATINGON_WESTPIERSS_0_OFS       0x00001000
// CG_wclk_westpier_mpier0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_MASK 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_SHIFT 0 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_BIT 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED_BITWIDTH 7
// CG_wclk_westpier_mpier1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_MASK 0x100
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_SHIFT 8 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_BIT 0x1
#define PMU_CLOCKGATINGON_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_WESTPIERSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_cpuSS_0 Register
#define PMU_CLOCKGATINGON_CPUSS_0_OFS            0x00001010
// CG_coreclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_MASK 0x1
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_SHIFT 0 
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_BIT 0x1
#define PMU_CLOCKGATINGON_CPUSS_0_CG_CORECLK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_MASK  0xFE
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_BIT   0x7F
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED_BITWIDTH 7
// CG_wclk_cpu bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_CG_WCLK_CPU_MASK 0x100
#define PMU_CLOCKGATINGON_CPUSS_0_CG_WCLK_CPU_SHIFT 8 
#define PMU_CLOCKGATINGON_CPUSS_0_CG_WCLK_CPU_BIT 0x1
#define PMU_CLOCKGATINGON_CPUSS_0_CG_WCLK_CPU_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED2_BIT  0x7FFFFF
#define PMU_CLOCKGATINGON_CPUSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_periSS_0 Register
#define PMU_CLOCKGATINGON_PERISS_0_OFS           0x00001020
// CG_wclkdiv2_peri_ppier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_PPIER_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_PPIER_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_PPIER_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_PPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED_BITWIDTH 7
// CG_wclkdiv2_peri_gdmac bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_mbox bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV2_MBOX_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv4_peri_timer bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_0_RESERVED4_BITWIDTH 7
// ClockGatingOn_periSS_1 Register
#define PMU_CLOCKGATINGON_PERISS_1_OFS           0x00001024
// CG_wclkdiv2_peri_pwm bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_PWM_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_PWM_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_PWM_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_PWM_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED_BITWIDTH 7
// CG_wclkdiv16_peri_adc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV16_PERI_ADC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_peri_gpio0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_peri_gpio1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_MASK 0x100000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_SHIFT 20 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED4_BITWIDTH 3
// CG_wclkdiv4_peri_i2cp bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_1_RESERVED5_BITWIDTH 7
// ClockGatingOn_periSS_2 Register
#define PMU_CLOCKGATINGON_PERISS_2_OFS           0x00001028
// CG_wclkdiv2_peri_i2si0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_BIT  0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED_BITWIDTH 3
// CG_wclkdiv2_peri_i2si1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_MASK 0x10
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_SHIFT 4 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_peri_i2so0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_MASK 0xE00
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_peri_i2so1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_MASK 0x1000
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_SHIFT 12 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_MASK 0xE000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_SHIFT 13 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED4_BITWIDTH 3
// CG_wclkdiv2_peri_i2sc0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_MASK 0xFE0000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED5_BITWIDTH 7
// CG_amclk_i2s bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_AMCLK_I2S_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED6_MASK 0xE000000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED6_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED6_BITWIDTH 3
// CG_io_AMCLKO_o bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_MASK 0x10000000
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_SHIFT 28 
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_2_CG_IO_AMCLKO_O_BITWIDTH 1
// reserved7 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED7_MASK 0xE0000000
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED7_SHIFT 29 
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED7_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_2_RESERVED7_BITWIDTH 3
// ClockGatingOn_periSS_3 Register
#define PMU_CLOCKGATINGON_PERISS_3_OFS           0x0000102C
// CG_wclkdiv2_spib0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB0_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB0_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_BIT  0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED_BITWIDTH 3
// CG_spib0cclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_MASK 0x10
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_SHIFT 4 
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB0CCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_peri_spims0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_MASK 0xFE00
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED3_BITWIDTH 7
// CG_wclkdiv2_spib1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB1_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB1_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_SPIB1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED4_BITWIDTH 3
// CG_spib1cclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB1CCLK_MASK 0x100000
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB1CCLK_SHIFT 20 
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB1CCLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_SPIB1CCLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED5_MASK 0xE00000
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED5_BITWIDTH 3
// CG_wclkdiv2_peri_spims1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED6_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED6_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_3_RESERVED6_BITWIDTH 7
// ClockGatingOn_periSS_4 Register
#define PMU_CLOCKGATINGON_PERISS_4_OFS           0x00001030
// CG_wclkdiv4_peri_uart bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_MASK 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_SHIFT 0 
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_WCLKDIV4_PERI_UART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED_BITWIDTH 7
// CG_uart0clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_MASK 0x100
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_SHIFT 8 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART0CLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED2_BITWIDTH 3
// CG_uart1clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_MASK 0x1000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_SHIFT 12 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART1CLK_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED3_BITWIDTH 3
// CG_uart2clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_MASK 0x10000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_SHIFT 16 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART2CLK_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED4_BITWIDTH 3
// CG_uart3clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_MASK 0x100000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_SHIFT 20 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART3CLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_MASK 0xE00000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED5_BITWIDTH 3
// CG_uart4clk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART4CLK_MASK 0x1000000
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART4CLK_SHIFT 24 
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART4CLK_BIT 0x1
#define PMU_CLOCKGATINGON_PERISS_4_CG_UART4CLK_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED6_MASK 0xFE000000
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED6_BIT 0x7F
#define PMU_CLOCKGATINGON_PERISS_4_RESERVED6_BITWIDTH 7
// ClockGatingOn_dramcSS_0 Register
#define PMU_CLOCKGATINGON_DRAMCSS_0_OFS          0x00001040
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_BIT 0xFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED_BITWIDTH 8
// CG_wclk_dramc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_MASK 0x100
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_SHIFT 8 
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGON_DRAMCSS_0_CG_WCLK_DRAMC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_DRAMCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_mbootSS_0 Register
#define PMU_CLOCKGATINGON_MBOOTSS_0_OFS          0x00001050
// CG_wclkdiv2_mboot bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_MASK 0x1
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_SHIFT 0 
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BIT 0x1
#define PMU_CLOCKGATINGON_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_MBOOTSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_dbgmonSS_0 Register
#define PMU_CLOCKGATINGON_DBGMONSS_0_OFS         0x00001060
// CG_wclkdiv2_dbgmon bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_WCLKDIV2_DBGMON_MASK 0x1
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_WCLKDIV2_DBGMON_SHIFT 0 
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_WCLKDIV2_DBGMON_BIT 0x1
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_WCLKDIV2_DBGMON_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED_MASK 0xFFFE
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED_BIT 0x7FFF
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED_BITWIDTH 15
// CG_mclk_dbgmon bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_MCLK_DBGMON_MASK 0x10000
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_MCLK_DBGMON_SHIFT 16 
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_MCLK_DBGMON_BIT 0x1
#define PMU_CLOCKGATINGON_DBGMONSS_0_CG_MCLK_DBGMON_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED2_MASK 0xFFFE0000
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED2_SHIFT 17 
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED2_BIT 0x7FFF
#define PMU_CLOCKGATINGON_DBGMONSS_0_RESERVED2_BITWIDTH 15
// ClockGatingOn_eastpierSS_0 Register
#define PMU_CLOCKGATINGON_EASTPIERSS_0_OFS       0x00001100
// CG_eclk_eastpier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_ECLK_EASTPIER_MASK 0x1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_ECLK_EASTPIER_SHIFT 0 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_ECLK_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_ECLK_EASTPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED_BITWIDTH 7
// CG_gclkdivN_gpu_eastpier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_MASK 0x100
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_SHIFT 8 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED2_BITWIDTH 7
// CG_rclk_eastpier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_RCLK_EASTPIER_MASK 0x10000
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_RCLK_EASTPIER_SHIFT 16 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_RCLK_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_RCLK_EASTPIER_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED3_BITWIDTH 7
// CG_vclkdivN_eastpier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_MASK 0x1000000
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_SHIFT 24 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGON_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGON_EASTPIERSS_0_RESERVED4_BITWIDTH 7
// ClockGatingOn_hsioSS_0 Register
#define PMU_CLOCKGATINGON_HSIOSS_0_OFS           0x00001110
// CG_uclk_usb2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USB2_MASK 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USB2_SHIFT 0 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USB2_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USB2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED_BIT  0x7
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED_BITWIDTH 3
// CG_eclkdiv2_hsio_usb2dc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_MASK 0x10
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_SHIFT 4 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED2_BITWIDTH 3
// CG_uclk_usbss bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USBSS_MASK 0x100
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USBSS_SHIFT 8 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USBSS_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_UCLK_USBSS_BITWIDTH 1
// CG_eclkdiv2_hsio_usb3pcie bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_MASK 0x200
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_SHIFT 9 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED3_MASK 0xFC00
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED3_SHIFT 10 
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED3_BIT 0x3F
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED3_BITWIDTH 6
// CG_eclkdiv8_hsio_usb3hc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_MASK 0x10000
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_SHIFT 16 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_BITWIDTH 1
// CG_eclk_hsio_usb3hc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_USB3HC_MASK 0x20000
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_USB3HC_SHIFT 17 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_USB3HC_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_USB3HC_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED4_MASK 0xFC0000
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED4_SHIFT 18 
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED4_BIT 0x3F
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED4_BITWIDTH 6
// CG_eclk_hsio_pcie_axi bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_MASK 0x1000000
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_SHIFT 24 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_BITWIDTH 1
// CG_eclk_hsio_pcie_apb bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_MASK 0x2000000
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_SHIFT 25 
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_BIT 0x1
#define PMU_CLOCKGATINGON_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED5_MASK 0xFC000000
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED5_SHIFT 26 
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED5_BIT 0x3F
#define PMU_CLOCKGATINGON_HSIOSS_0_RESERVED5_BITWIDTH 6
// ClockGatingOn_dispifSS_0 Register
#define PMU_CLOCKGATINGON_DISPIFSS_0_OFS         0x00001120
// CG_eclk_dispif bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_ECLK_DISPIF_MASK 0x1
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_ECLK_DISPIF_SHIFT 0 
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_ECLK_DISPIF_BIT 0x1
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_ECLK_DISPIF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED_BITWIDTH 7
// CG_dclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_DCLK_MASK 0x100
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_DCLK_SHIFT 8 
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_DCLK_BIT 0x1
#define PMU_CLOCKGATINGON_DISPIFSS_0_CG_DCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_DISPIFSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_camifSS_0 Register
#define PMU_CLOCKGATINGON_CAMIFSS_0_OFS          0x00001130
// CG_eclk_camif_csirx0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_MASK 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_SHIFT 0 
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_BIT 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_BITWIDTH 1
// CG_eclk_camif_csirx1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_MASK 0x2
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_SHIFT 1 
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_BIT 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_BITWIDTH 1
// CG_eclk_camif_csirx2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_MASK 0x4
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_SHIFT 2 
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_BIT 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_BITWIDTH 1
// CG_eclk_camif_csirx3 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_MASK 0x8
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_SHIFT 3 
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_BIT 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED_MASK 0xF0
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED_SHIFT 4 
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED_BIT 0xF
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED_BITWIDTH 4
// CG_eclk_camif_cvdmac_ccbus_dphyrx bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_MASK 0x100
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_SHIFT 8 
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_BIT 0x1
#define PMU_CLOCKGATINGON_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_CAMIFSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOn_vcodecSS_0 Register
#define PMU_CLOCKGATINGON_VCODECSS_0_OFS         0x00001140
// CG_vclkdivN_bap bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_MASK 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_SHIFT 0 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_BITWIDTH 1
// CG_vclkdivN_bap_avc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_MASK 0x2
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_SHIFT 1 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED_MASK 0xFC
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED_BIT 0x3F
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED_BITWIDTH 6
// CG_vclkdivN_vdp bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_MASK 0x100
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_SHIFT 8 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_BITWIDTH 1
// CG_vclkdivN_vdp_avc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_MASK 0x200
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_SHIFT 9 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED2_MASK 0xFC00
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED2_SHIFT 10 
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED2_BIT 0x3F
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED2_BITWIDTH 6
// CG_vclkdivN_vp4 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_MASK 0x10000
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_SHIFT 16 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_BITWIDTH 1
// CG_vclkdivN_vp4_avc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_MASK 0x20000
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_SHIFT 17 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED3_MASK 0xFC0000
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED3_SHIFT 18 
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED3_BIT 0x3F
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED3_BITWIDTH 6
// CG_vclkdivN_vdime bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDIME_MASK 0x1000000
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDIME_SHIFT 24 
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDIME_BIT 0x1
#define PMU_CLOCKGATINGON_VCODECSS_0_CG_VCLKDIVN_VDIME_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGON_VCODECSS_0_RESERVED4_BITWIDTH 7
// ClockGatingOn_vconvSS_0 Register
#define PMU_CLOCKGATINGON_VCONVSS_0_OFS          0x00001150
// CG_eclk_vconv bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_VCONVSS_0_CG_ECLK_VCONV_MASK 0x1
#define PMU_CLOCKGATINGON_VCONVSS_0_CG_ECLK_VCONV_SHIFT 0 
#define PMU_CLOCKGATINGON_VCONVSS_0_CG_ECLK_VCONV_BIT 0x1
#define PMU_CLOCKGATINGON_VCONVSS_0_CG_ECLK_VCONV_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_VCONVSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_VCONVSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_VCONVSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_VCONVSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_irecogSS_0 Register
#define PMU_CLOCKGATINGON_IRECOGSS_0_OFS         0x00001160
// CG_rclk_pym_cnt bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_CNT_MASK 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_CNT_SHIFT 0 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_CNT_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_CNT_BITWIDTH 1
// CG_rclk_pym_vdm bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_VDM_MASK 0x2
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_VDM_SHIFT 1 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_VDM_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_VDM_BITWIDTH 1
// CG_rclk_pym_y1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y1_MASK 0x4
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y1_SHIFT 2 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y1_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y1_BITWIDTH 1
// CG_rclk_pym_y2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y2_MASK 0x8
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y2_SHIFT 3 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y2_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y2_BITWIDTH 1
// CG_rclk_pym_y3 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y3_MASK 0x10
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y3_SHIFT 4 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y3_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y3_BITWIDTH 1
// CG_rclk_pym_y4 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y4_MASK 0x20
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y4_SHIFT 5 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y4_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_Y4_BITWIDTH 1
// CG_rclk_pym_c1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C1_MASK 0x40
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C1_SHIFT 6 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C1_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C1_BITWIDTH 1
// CG_rclk_pym_c2 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C2_MASK 0x80
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C2_SHIFT 7 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C2_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C2_BITWIDTH 1
// CG_rclk_pym_c3 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C3_MASK 0x100
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C3_SHIFT 8 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C3_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C3_BITWIDTH 1
// CG_rclk_pym_c4 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C4_MASK 0x200
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C4_SHIFT 9 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C4_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_PYM_C4_BITWIDTH 1
// CG_rclk_sharedbus bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_SHAREDBUS_MASK 0x400
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_SHAREDBUS_SHIFT 10 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_SHAREDBUS_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_SHAREDBUS_BITWIDTH 1
// CG_rclk_affine bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_AFFINE_MASK 0x800
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_AFFINE_SHIFT 11 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_AFFINE_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_AFFINE_BITWIDTH 1
// CG_rclk_histgram bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_HISTGRAM_MASK 0x1000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_HISTGRAM_SHIFT 12 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_HISTGRAM_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_HISTGRAM_BITWIDTH 1
// CG_rclk_match bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_MATCH_MASK 0x2000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_MATCH_SHIFT 13 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_MATCH_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_MATCH_BITWIDTH 1
// CG_rclk_cohog0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG0_MASK 0x4000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG0_SHIFT 14 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG0_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG0_BITWIDTH 1
// CG_rclk_cohog1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG1_MASK 0x8000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG1_SHIFT 15 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG1_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLK_COHOG1_BITWIDTH 1
// CG_fclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_FCLK_MASK 0x10000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_FCLK_SHIFT 16 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_FCLK_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_FCLK_BITWIDTH 1
// CG_eclk_irecog bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_ECLK_IRECOG_MASK 0x20000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_ECLK_IRECOG_SHIFT 17 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_ECLK_IRECOG_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_ECLK_IRECOG_BITWIDTH 1
// CG_rclkdiv2_affine bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_AFFINE_MASK 0x40000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_AFFINE_SHIFT 18 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_AFFINE_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_AFFINE_BITWIDTH 1
// CG_rclkdiv2_histgram bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_MASK 0x80000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_SHIFT 19 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_BITWIDTH 1
// CG_rclkdiv2_match bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_MATCH_MASK 0x100000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_MATCH_SHIFT 20 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_MATCH_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_MATCH_BITWIDTH 1
// CG_rclkdiv2_cohog0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG0_MASK 0x200000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG0_SHIFT 21 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG0_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG0_BITWIDTH 1
// CG_rclkdiv2_cohog1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG1_MASK 0x400000
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG1_SHIFT 22 
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG1_BIT 0x1
#define PMU_CLOCKGATINGON_IRECOGSS_0_CG_RCLKDIV2_COHOG1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_IRECOGSS_0_RESERVED_MASK 0xFF800000
#define PMU_CLOCKGATINGON_IRECOGSS_0_RESERVED_SHIFT 23 
#define PMU_CLOCKGATINGON_IRECOGSS_0_RESERVED_BIT 0x1FF
#define PMU_CLOCKGATINGON_IRECOGSS_0_RESERVED_BITWIDTH 9
// ClockGatingOn_gpuSS_0 Register
#define PMU_CLOCKGATINGON_GPUSS_0_OFS            0x00001170
// CG_gclkdivN_gpu bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_GPUSS_0_CG_GCLKDIVN_GPU_MASK 0x1
#define PMU_CLOCKGATINGON_GPUSS_0_CG_GCLKDIVN_GPU_SHIFT 0 
#define PMU_CLOCKGATINGON_GPUSS_0_CG_GCLKDIVN_GPU_BIT 0x1
#define PMU_CLOCKGATINGON_GPUSS_0_CG_GCLKDIVN_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_GPUSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_CLOCKGATINGON_GPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_GPUSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_CLOCKGATINGON_GPUSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_econfSS_0 Register
#define PMU_CLOCKGATINGON_ECONFSS_0_OFS          0x00001180
// CG_eclkdiv2_econf bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_ECONFSS_0_CG_ECLKDIV2_ECONF_MASK 0x1
#define PMU_CLOCKGATINGON_ECONFSS_0_CG_ECLKDIV2_ECONF_SHIFT 0 
#define PMU_CLOCKGATINGON_ECONFSS_0_CG_ECLKDIV2_ECONF_BIT 0x1
#define PMU_CLOCKGATINGON_ECONFSS_0_CG_ECLKDIV2_ECONF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_ECONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_ECONFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_ECONFSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_ECONFSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_etherSS_0 Register
#define PMU_CLOCKGATINGON_ETHERSS_0_OFS          0x00001190
// CG_eclk_ether bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_ECLK_ETHER_MASK 0x1
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_ECLK_ETHER_SHIFT 0 
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_ECLK_ETHER_BIT 0x1
#define PMU_CLOCKGATINGON_ETHERSS_0_CG_ECLK_ETHER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGON_ETHERSS_0_RESERVED_BITWIDTH 31
// ClockGatingOn_emmcSS_0 Register
#define PMU_CLOCKGATINGON_EMMCSS_0_OFS           0x000011A0
// CG_eclk_emmca_axi bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_AXI_MASK 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_AXI_SHIFT 0 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_AXI_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_AXI_BITWIDTH 1
// CG_eclk_emmca_xin bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_XIN_MASK 0x2
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_XIN_SHIFT 1 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_XIN_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCA_XIN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_MASK 0xFC
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_BIT  0x3F
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED_BITWIDTH 6
// CG_eclk_emmcb_axi bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_AXI_MASK 0x100
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_AXI_SHIFT 8 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_AXI_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_AXI_BITWIDTH 1
// CG_eclk_emmcb_xin bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_XIN_MASK 0x200
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_XIN_SHIFT 9 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_XIN_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCB_XIN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED2_MASK 0xFC00
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED2_SHIFT 10 
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED2_BIT 0x3F
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED2_BITWIDTH 6
// CG_eclk_emmcc_axi bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_AXI_MASK 0x10000
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_AXI_SHIFT 16 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_AXI_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_AXI_BITWIDTH 1
// CG_eclk_emmcc_xin bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_XIN_MASK 0x20000
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_XIN_SHIFT 17 
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_XIN_BIT 0x1
#define PMU_CLOCKGATINGON_EMMCSS_0_CG_ECLK_EMMCC_XIN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED3_MASK 0xFFFC0000
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED3_SHIFT 18 
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED3_BIT 0x3FFF
#define PMU_CLOCKGATINGON_EMMCSS_0_RESERVED3_BITWIDTH 14
// ClockGatingOn_nandcSS_0 Register
#define PMU_CLOCKGATINGON_NANDCSS_0_OFS          0x000011B0
// CG_eclkdiv2_nandc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_MASK 0x1
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_SHIFT 0 
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_BIT 0x1
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED_BITWIDTH 7
// CG_eclkdiv2_nandc_m0_m0n bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_MASK 0x100
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_SHIFT 8 
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_BIT 0x1
#define PMU_CLOCKGATINGON_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGON_NANDCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_westpierSS_0 Register
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_OFS      0x00001400
// CG_wclk_westpier_mpier0 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_MASK 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_BIT 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED_BITWIDTH 7
// CG_wclk_westpier_mpier1 bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_MASK 0x100
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_SHIFT 8 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_BIT 0x1
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_CG_WCLK_WESTPIER_MPIER1_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_WESTPIERSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_cpuSS_0 Register
#define PMU_CLOCKGATINGOFF_CPUSS_0_OFS           0x00001410
// CG_coreclk bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_MASK 0x1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_SHIFT 0 
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_CORECLK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_BIT  0x7F
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED_BITWIDTH 7
// CG_wclk_cpu bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_WCLK_CPU_MASK 0x100
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_WCLK_CPU_SHIFT 8 
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_WCLK_CPU_BIT 0x1
#define PMU_CLOCKGATINGOFF_CPUSS_0_CG_WCLK_CPU_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_CPUSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_periSS_0 Register
#define PMU_CLOCKGATINGOFF_PERISS_0_OFS          0x00001420
// CG_wclkdiv2_peri_ppier bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_PPIER_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_PPIER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_PPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_PPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED_BITWIDTH 7
// CG_wclkdiv2_peri_gdmac bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_PERI_GDMAC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_mbox bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV2_MBOX_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED3_BITWIDTH 7
// CG_wclkdiv4_peri_timer bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_0_CG_WCLKDIV4_PERI_TIMER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_0_RESERVED4_BITWIDTH 7
// ClockGatingOff_periSS_1 Register
#define PMU_CLOCKGATINGOFF_PERISS_1_OFS          0x00001424
// CG_wclkdiv2_peri_pwm bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_PWM_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_PWM_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_PWM_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_PWM_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED_BITWIDTH 7
// CG_wclkdiv16_peri_adc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV16_PERI_ADC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED2_BITWIDTH 7
// CG_wclkdiv2_peri_gpio0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_peri_gpio1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_MASK 0x100000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_SHIFT 20 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV2_PERI_GPIO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED4_BITWIDTH 3
// CG_wclkdiv4_peri_i2cp bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_1_CG_WCLKDIV4_PERI_I2CP_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_1_RESERVED5_BITWIDTH 7
// ClockGatingOff_periSS_2 Register
#define PMU_CLOCKGATINGOFF_PERISS_2_OFS          0x00001428
// CG_wclkdiv2_peri_i2si0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED_BITWIDTH 3
// CG_wclkdiv2_peri_i2si1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_MASK 0x10
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_SHIFT 4 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SI1_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_peri_i2so0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_MASK 0xE00
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED3_BITWIDTH 3
// CG_wclkdiv2_peri_i2so1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_MASK 0x1000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_SHIFT 12 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SO1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_MASK 0xE000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_SHIFT 13 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED4_BITWIDTH 3
// CG_wclkdiv2_peri_i2sc0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_WCLKDIV2_PERI_I2SC0_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_MASK 0xFE0000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED5_BITWIDTH 7
// CG_amclk_i2s bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_AMCLK_I2S_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED6_MASK 0xE000000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED6_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED6_BITWIDTH 3
// CG_io_AMCLKO_o bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_MASK 0x10000000
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_SHIFT 28 
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_2_CG_IO_AMCLKO_O_BITWIDTH 1
// reserved7 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED7_MASK 0xE0000000
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED7_SHIFT 29 
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED7_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_2_RESERVED7_BITWIDTH 3
// ClockGatingOff_periSS_3 Register
#define PMU_CLOCKGATINGOFF_PERISS_3_OFS          0x0000142C
// CG_wclkdiv2_spib0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB0_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB0_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED_BITWIDTH 3
// CG_spib0cclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_MASK 0x10
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_SHIFT 4 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB0CCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED2_BITWIDTH 3
// CG_wclkdiv2_peri_spims0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS0_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED3_BITWIDTH 7
// CG_wclkdiv2_spib1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB1_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB1_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_SPIB1_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED4_BITWIDTH 3
// CG_spib1cclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB1CCLK_MASK 0x100000
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB1CCLK_SHIFT 20 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB1CCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_SPIB1CCLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED5_MASK 0xE00000
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED5_BITWIDTH 3
// CG_wclkdiv2_peri_spims1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_3_CG_WCLKDIV2_PERI_SPIMS1_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED6_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED6_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_3_RESERVED6_BITWIDTH 7
// ClockGatingOff_periSS_4 Register
#define PMU_CLOCKGATINGOFF_PERISS_4_OFS          0x00001430
// CG_wclkdiv4_peri_uart bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_MASK 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_SHIFT 0 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_WCLKDIV4_PERI_UART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED_BITWIDTH 7
// CG_uart0clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_MASK 0x100
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_SHIFT 8 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART0CLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED2_BITWIDTH 3
// CG_uart1clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_MASK 0x1000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_SHIFT 12 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART1CLK_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED3_BITWIDTH 3
// CG_uart2clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_MASK 0x10000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_SHIFT 16 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART2CLK_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED4_BITWIDTH 3
// CG_uart3clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_MASK 0x100000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_SHIFT 20 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART3CLK_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_MASK 0xE00000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_BIT 0x7
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED5_BITWIDTH 3
// CG_uart4clk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART4CLK_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART4CLK_SHIFT 24 
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART4CLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_PERISS_4_CG_UART4CLK_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED6_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED6_SHIFT 25 
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED6_BIT 0x7F
#define PMU_CLOCKGATINGOFF_PERISS_4_RESERVED6_BITWIDTH 7
// ClockGatingOff_dramcSS_0 Register
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_OFS         0x00001440
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_BIT 0xFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED_BITWIDTH 8
// CG_wclk_dramc bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_MASK 0x100
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_SHIFT 8 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_BIT 0x1
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_CG_WCLK_DRAMC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_DRAMCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_mbootSS_0 Register
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_OFS         0x00001450
// CG_wclkdiv2_mboot bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_MASK 0x1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_SHIFT 0 
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BIT 0x1
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_CG_WCLKDIV2_MBOOT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_MBOOTSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_dbgmonSS_0 Register
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_OFS        0x00001460
// CG_wclkdiv2_dbgmon bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_WCLKDIV2_DBGMON_MASK 0x1
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_WCLKDIV2_DBGMON_SHIFT 0 
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_WCLKDIV2_DBGMON_BIT 0x1
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_WCLKDIV2_DBGMON_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED_MASK 0xFFFE
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED_BIT 0x7FFF
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED_BITWIDTH 15
// CG_mclk_dbgmon bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_MCLK_DBGMON_MASK 0x10000
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_MCLK_DBGMON_SHIFT 16 
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_MCLK_DBGMON_BIT 0x1
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_CG_MCLK_DBGMON_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED2_MASK 0xFFFE0000
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED2_SHIFT 17 
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED2_BIT 0x7FFF
#define PMU_CLOCKGATINGOFF_DBGMONSS_0_RESERVED2_BITWIDTH 15
// ClockGatingOff_eastpierSS_0 Register
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_OFS      0x00001500
// CG_eclk_eastpier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_ECLK_EASTPIER_MASK 0x1
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_ECLK_EASTPIER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_ECLK_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_ECLK_EASTPIER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED_BITWIDTH 7
// CG_gclkdivN_gpu_eastpier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_MASK 0x100
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_SHIFT 8 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_GCLKDIVN_GPU_EASTPIER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED2_MASK 0xFE00
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED2_BIT 0x7F
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED2_BITWIDTH 7
// CG_rclk_eastpier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_RCLK_EASTPIER_MASK 0x10000
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_RCLK_EASTPIER_SHIFT 16 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_RCLK_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_RCLK_EASTPIER_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED3_MASK 0xFE0000
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED3_SHIFT 17 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED3_BIT 0x7F
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED3_BITWIDTH 7
// CG_vclkdivN_eastpier bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_SHIFT 24 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_BIT 0x1
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_CG_VCLKDIVN_EASTPIER_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGOFF_EASTPIERSS_0_RESERVED4_BITWIDTH 7
// ClockGatingOff_hsioSS_0 Register
#define PMU_CLOCKGATINGOFF_HSIOSS_0_OFS          0x00001510
// CG_uclk_usb2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USB2_MASK 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USB2_SHIFT 0 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USB2_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USB2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED_MASK 0xE
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED_BIT 0x7
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED_BITWIDTH 3
// CG_eclkdiv2_hsio_usb2dc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_MASK 0x10
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_SHIFT 4 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB2DC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED2_MASK 0xE0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED2_SHIFT 5 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED2_BIT 0x7
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED2_BITWIDTH 3
// CG_uclk_usbss bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USBSS_MASK 0x100
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USBSS_SHIFT 8 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USBSS_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_UCLK_USBSS_BITWIDTH 1
// CG_eclkdiv2_hsio_usb3pcie bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_MASK 0x200
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_SHIFT 9 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV2_HSIO_USB3PCIE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED3_MASK 0xFC00
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED3_SHIFT 10 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED3_BIT 0x3F
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED3_BITWIDTH 6
// CG_eclkdiv8_hsio_usb3hc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_MASK 0x10000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_SHIFT 16 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLKDIV8_HSIO_USB3HC_BITWIDTH 1
// CG_eclk_hsio_usb3hc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_USB3HC_MASK 0x20000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_USB3HC_SHIFT 17 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_USB3HC_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_USB3HC_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED4_MASK 0xFC0000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED4_SHIFT 18 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED4_BIT 0x3F
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED4_BITWIDTH 6
// CG_eclk_hsio_pcie_axi bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_SHIFT 24 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_AXI_BITWIDTH 1
// CG_eclk_hsio_pcie_apb bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_MASK 0x2000000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_SHIFT 25 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_BIT 0x1
#define PMU_CLOCKGATINGOFF_HSIOSS_0_CG_ECLK_HSIO_PCIE_APB_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED5_MASK 0xFC000000
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED5_SHIFT 26 
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED5_BIT 0x3F
#define PMU_CLOCKGATINGOFF_HSIOSS_0_RESERVED5_BITWIDTH 6
// ClockGatingOff_dispifSS_0 Register
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_OFS        0x00001520
// CG_eclk_dispif bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_ECLK_DISPIF_MASK 0x1
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_ECLK_DISPIF_SHIFT 0 
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_ECLK_DISPIF_BIT 0x1
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_ECLK_DISPIF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED_BITWIDTH 7
// CG_dclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_DCLK_MASK 0x100
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_DCLK_SHIFT 8 
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_DCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_CG_DCLK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_DISPIFSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_camifSS_0 Register
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_OFS         0x00001530
// CG_eclk_camif_csirx0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_MASK 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_SHIFT 0 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_BIT 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX0_BITWIDTH 1
// CG_eclk_camif_csirx1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_MASK 0x2
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_SHIFT 1 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_BIT 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX1_BITWIDTH 1
// CG_eclk_camif_csirx2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_MASK 0x4
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_SHIFT 2 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_BIT 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX2_BITWIDTH 1
// CG_eclk_camif_csirx3 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_MASK 0x8
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_SHIFT 3 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_BIT 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CSIRX3_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED_MASK 0xF0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED_SHIFT 4 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED_BIT 0xF
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED_BITWIDTH 4
// CG_eclk_camif_cvdmac_ccbus_dphyrx bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_MASK 0x100
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_SHIFT 8 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_BIT 0x1
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_CG_ECLK_CAMIF_CVDMAC_CCBUS_DPHYRX_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_CAMIFSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOff_vcodecSS_0 Register
#define PMU_CLOCKGATINGOFF_VCODECSS_0_OFS        0x00001540
// CG_vclkdivN_bap bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_MASK 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_SHIFT 0 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_BITWIDTH 1
// CG_vclkdivN_bap_avc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_MASK 0x2
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_SHIFT 1 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_BAP_AVC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED_MASK 0xFC
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED_BIT 0x3F
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED_BITWIDTH 6
// CG_vclkdivN_vdp bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_MASK 0x100
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_SHIFT 8 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_BITWIDTH 1
// CG_vclkdivN_vdp_avc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_MASK 0x200
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_SHIFT 9 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDP_AVC_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED2_MASK 0xFC00
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED2_SHIFT 10 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED2_BIT 0x3F
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED2_BITWIDTH 6
// CG_vclkdivN_vp4 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_MASK 0x10000
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_SHIFT 16 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_BITWIDTH 1
// CG_vclkdivN_vp4_avc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_MASK 0x20000
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_SHIFT 17 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VP4_AVC_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED3_MASK 0xFC0000
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED3_SHIFT 18 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED3_BIT 0x3F
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED3_BITWIDTH 6
// CG_vclkdivN_vdime bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDIME_MASK 0x1000000
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDIME_SHIFT 24 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDIME_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCODECSS_0_CG_VCLKDIVN_VDIME_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED4_MASK 0xFE000000
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED4_SHIFT 25 
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED4_BIT 0x7F
#define PMU_CLOCKGATINGOFF_VCODECSS_0_RESERVED4_BITWIDTH 7
// ClockGatingOff_vconvSS_0 Register
#define PMU_CLOCKGATINGOFF_VCONVSS_0_OFS         0x00001550
// CG_eclk_vconv bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_VCONVSS_0_CG_ECLK_VCONV_MASK 0x1
#define PMU_CLOCKGATINGOFF_VCONVSS_0_CG_ECLK_VCONV_SHIFT 0 
#define PMU_CLOCKGATINGOFF_VCONVSS_0_CG_ECLK_VCONV_BIT 0x1
#define PMU_CLOCKGATINGOFF_VCONVSS_0_CG_ECLK_VCONV_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_VCONVSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_VCONVSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_VCONVSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_VCONVSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_irecogSS_0 Register
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_OFS        0x00001560
// CG_rclk_pym_cnt bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_CNT_MASK 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_CNT_SHIFT 0 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_CNT_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_CNT_BITWIDTH 1
// CG_rclk_pym_vdm bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_VDM_MASK 0x2
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_VDM_SHIFT 1 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_VDM_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_VDM_BITWIDTH 1
// CG_rclk_pym_y1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y1_MASK 0x4
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y1_SHIFT 2 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y1_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y1_BITWIDTH 1
// CG_rclk_pym_y2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y2_MASK 0x8
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y2_SHIFT 3 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y2_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y2_BITWIDTH 1
// CG_rclk_pym_y3 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y3_MASK 0x10
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y3_SHIFT 4 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y3_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y3_BITWIDTH 1
// CG_rclk_pym_y4 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y4_MASK 0x20
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y4_SHIFT 5 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y4_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_Y4_BITWIDTH 1
// CG_rclk_pym_c1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C1_MASK 0x40
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C1_SHIFT 6 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C1_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C1_BITWIDTH 1
// CG_rclk_pym_c2 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C2_MASK 0x80
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C2_SHIFT 7 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C2_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C2_BITWIDTH 1
// CG_rclk_pym_c3 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C3_MASK 0x100
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C3_SHIFT 8 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C3_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C3_BITWIDTH 1
// CG_rclk_pym_c4 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C4_MASK 0x200
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C4_SHIFT 9 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C4_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_PYM_C4_BITWIDTH 1
// CG_rclk_sharedbus bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_SHAREDBUS_MASK 0x400
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_SHAREDBUS_SHIFT 10 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_SHAREDBUS_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_SHAREDBUS_BITWIDTH 1
// CG_rclk_affine bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_AFFINE_MASK 0x800
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_AFFINE_SHIFT 11 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_AFFINE_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_AFFINE_BITWIDTH 1
// CG_rclk_histgram bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_HISTGRAM_MASK 0x1000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_HISTGRAM_SHIFT 12 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_HISTGRAM_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_HISTGRAM_BITWIDTH 1
// CG_rclk_match bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_MATCH_MASK 0x2000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_MATCH_SHIFT 13 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_MATCH_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_MATCH_BITWIDTH 1
// CG_rclk_cohog0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG0_MASK 0x4000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG0_SHIFT 14 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG0_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG0_BITWIDTH 1
// CG_rclk_cohog1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG1_MASK 0x8000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG1_SHIFT 15 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG1_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLK_COHOG1_BITWIDTH 1
// CG_fclk bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_FCLK_MASK 0x10000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_FCLK_SHIFT 16 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_FCLK_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_FCLK_BITWIDTH 1
// CG_eclk_irecog bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_ECLK_IRECOG_MASK 0x20000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_ECLK_IRECOG_SHIFT 17 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_ECLK_IRECOG_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_ECLK_IRECOG_BITWIDTH 1
// CG_rclkdiv2_affine bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_AFFINE_MASK 0x40000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_AFFINE_SHIFT 18 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_AFFINE_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_AFFINE_BITWIDTH 1
// CG_rclkdiv2_histgram bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_MASK 0x80000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_SHIFT 19 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_HISTGRAM_BITWIDTH 1
// CG_rclkdiv2_match bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_MATCH_MASK 0x100000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_MATCH_SHIFT 20 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_MATCH_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_MATCH_BITWIDTH 1
// CG_rclkdiv2_cohog0 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG0_MASK 0x200000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG0_SHIFT 21 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG0_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG0_BITWIDTH 1
// CG_rclkdiv2_cohog1 bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG1_MASK 0x400000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG1_SHIFT 22 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG1_BIT 0x1
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_CG_RCLKDIV2_COHOG1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_RESERVED_MASK 0xFF800000
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_RESERVED_SHIFT 23 
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_RESERVED_BIT 0x1FF
#define PMU_CLOCKGATINGOFF_IRECOGSS_0_RESERVED_BITWIDTH 9
// ClockGatingOff_gpuSS_0 Register
#define PMU_CLOCKGATINGOFF_GPUSS_0_OFS           0x00001570
// CG_gclkdivN_gpu bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_GPUSS_0_CG_GCLKDIVN_GPU_MASK 0x1
#define PMU_CLOCKGATINGOFF_GPUSS_0_CG_GCLKDIVN_GPU_SHIFT 0 
#define PMU_CLOCKGATINGOFF_GPUSS_0_CG_GCLKDIVN_GPU_BIT 0x1
#define PMU_CLOCKGATINGOFF_GPUSS_0_CG_GCLKDIVN_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_GPUSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_GPUSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_GPUSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_GPUSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_econfSS_0 Register
#define PMU_CLOCKGATINGOFF_ECONFSS_0_OFS         0x00001580
// CG_eclkdiv2_econf bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_ECONFSS_0_CG_ECLKDIV2_ECONF_MASK 0x1
#define PMU_CLOCKGATINGOFF_ECONFSS_0_CG_ECLKDIV2_ECONF_SHIFT 0 
#define PMU_CLOCKGATINGOFF_ECONFSS_0_CG_ECLKDIV2_ECONF_BIT 0x1
#define PMU_CLOCKGATINGOFF_ECONFSS_0_CG_ECLKDIV2_ECONF_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_ECONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_ECONFSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_ECONFSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_ECONFSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_etherSS_0 Register
#define PMU_CLOCKGATINGOFF_ETHERSS_0_OFS         0x00001590
// CG_eclk_ether bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_ECLK_ETHER_MASK 0x1
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_ECLK_ETHER_SHIFT 0 
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_ECLK_ETHER_BIT 0x1
#define PMU_CLOCKGATINGOFF_ETHERSS_0_CG_ECLK_ETHER_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFF_ETHERSS_0_RESERVED_BITWIDTH 31
// ClockGatingOff_emmcSS_0 Register
#define PMU_CLOCKGATINGOFF_EMMCSS_0_OFS          0x000015A0
// CG_eclk_emmca_axi bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_AXI_MASK 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_AXI_SHIFT 0 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_AXI_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_AXI_BITWIDTH 1
// CG_eclk_emmca_xin bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_XIN_MASK 0x2
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_XIN_SHIFT 1 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_XIN_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCA_XIN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_MASK 0xFC
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_SHIFT 2 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_BIT 0x3F
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED_BITWIDTH 6
// CG_eclk_emmcb_axi bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_AXI_MASK 0x100
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_AXI_SHIFT 8 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_AXI_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_AXI_BITWIDTH 1
// CG_eclk_emmcb_xin bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_XIN_MASK 0x200
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_XIN_SHIFT 9 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_XIN_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCB_XIN_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED2_MASK 0xFC00
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED2_SHIFT 10 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED2_BIT 0x3F
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED2_BITWIDTH 6
// CG_eclk_emmcc_axi bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_AXI_MASK 0x10000
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_AXI_SHIFT 16 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_AXI_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_AXI_BITWIDTH 1
// CG_eclk_emmcc_xin bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_XIN_MASK 0x20000
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_XIN_SHIFT 17 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_XIN_BIT 0x1
#define PMU_CLOCKGATINGOFF_EMMCSS_0_CG_ECLK_EMMCC_XIN_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED3_MASK 0xFFFC0000
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED3_SHIFT 18 
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED3_BIT 0x3FFF
#define PMU_CLOCKGATINGOFF_EMMCSS_0_RESERVED3_BITWIDTH 14
// ClockGatingOff_nandcSS_0 Register
#define PMU_CLOCKGATINGOFF_NANDCSS_0_OFS         0x000015B0
// CG_eclkdiv2_nandc bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_MASK 0x1
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_SHIFT 0 
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_BIT 0x1
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED_MASK 0xFE
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED_BIT 0x7F
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED_BITWIDTH 7
// CG_eclkdiv2_nandc_m0_m0n bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_MASK 0x100
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_SHIFT 8 
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_BIT 0x1
#define PMU_CLOCKGATINGOFF_NANDCSS_0_CG_ECLKDIV2_NANDC_M0_M0N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED2_SHIFT 9 
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_CLOCKGATINGOFF_NANDCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOn_westpierSS_0 Register
#define PMU_SOFTRESETON_WESTPIERSS_0_OFS         0x00001800
// SRST_mixedwrst_westpier_mpier0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_MASK 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_SHIFT 0 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED_BITWIDTH 7
// SRST_mixedwrst_westpier_mpier1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_MASK 0x100
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_SHIFT 8 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_BITWIDTH 1
// SRST_mixedwrst_westpier_mpier1IF_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_MASK 0x200
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_SHIFT 9 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED2_BITWIDTH 6
// SRST_mixeddramcrst_dramcIF_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_MASK 0x10000
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_SHIFT 16 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_BITWIDTH 1
// SRST_wrst_westpier_mpier1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_MASK 0x20000
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_SHIFT 17 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_BITWIDTH 1
// SRST_mixedwrst_westpier_drammx_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_MASK 0x40000
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_SHIFT 18 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_BITWIDTH 1
// SRST_asyncdsgaterst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_MASK 0x80000
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_SHIFT 19 
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_BIT 0x1
#define PMU_SOFTRESETON_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED3_MASK 0xFFF00000
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED3_SHIFT 20 
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED3_BIT 0xFFF
#define PMU_SOFTRESETON_WESTPIERSS_0_RESERVED3_BITWIDTH 12
// SoftResetOn_cpuSS_0 Register
#define PMU_SOFTRESETON_CPUSS_0_OFS              0x00001810
// SRST_asynccorerst_smpgn_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_MASK 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_SHIFT 0 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_MASK    0xFE
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_BIT     0x7F
#define PMU_SOFTRESETON_CPUSS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrst_cpu_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCWRST_CPU_N_MASK 0x100
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCWRST_CPU_N_SHIFT 8 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCWRST_CPU_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCWRST_CPU_N_BITWIDTH 1
// SRST_asynccorerst_l2c_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_L2C_N_MASK 0x200
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_L2C_N_SHIFT 9 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_L2C_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_L2C_N_BITWIDTH 1
// SRST_asynccorerst_scu_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_MASK 0x400
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_SHIFT 10 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_MASK   0x800
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_SHIFT  11 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_BIT    0x1
#define PMU_SOFTRESETON_CPUSS_0_RESERVED2_BITWIDTH 1
// SRST_asynccorerst_wd0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_MASK 0x1000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_SHIFT 12 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BITWIDTH 1
// SRST_asynccorerst_wd1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD1_N_MASK 0x2000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD1_N_SHIFT 13 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD1_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_WD1_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_MASK   0xC000
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_SHIFT  14 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_BIT    0x3
#define PMU_SOFTRESETON_CPUSS_0_RESERVED3_BITWIDTH 2
// SRST_asynccorerst_neon0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_MASK 0x10000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_SHIFT 16 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_BITWIDTH 1
// SRST_asynccorerst_neon1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_MASK 0x20000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_SHIFT 17 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_MASK   0xC0000
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_SHIFT  18 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_BIT    0x3
#define PMU_SOFTRESETON_CPUSS_0_RESERVED4_BITWIDTH 2
// SRST_asynccorerst_cpu0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_MASK 0x100000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_SHIFT 20 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BITWIDTH 1
// SRST_asynccorerst_cpu1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_MASK 0x200000
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_SHIFT 21 
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_0_RESERVED5_MASK   0xFFC00000
#define PMU_SOFTRESETON_CPUSS_0_RESERVED5_SHIFT  22 
#define PMU_SOFTRESETON_CPUSS_0_RESERVED5_BIT    0x3FF
#define PMU_SOFTRESETON_CPUSS_0_RESERVED5_BITWIDTH 10
// SoftResetOn_cpuSS_1 Register
#define PMU_SOFTRESETON_CPUSS_1_OFS              0x00001814
// SRST_asynccorerst_coresight_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_MASK 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_SHIFT 0 
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_MASK    0xFE
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_BIT     0x7F
#define PMU_SOFTRESETON_CPUSS_1_RESERVED_BITWIDTH 7
// SRST_asynccorerst_dbg0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_MASK 0x100
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_SHIFT 8 
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BITWIDTH 1
// SRST_asynccorerst_dbg1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_MASK 0x200
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_SHIFT 9 
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_BIT 0x1
#define PMU_SOFTRESETON_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_MASK   0xFFFFFC00
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_SHIFT  10 
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_BIT    0x3FFFFF
#define PMU_SOFTRESETON_CPUSS_1_RESERVED2_BITWIDTH 22
// SoftResetOn_periSS_0 Register
#define PMU_SOFTRESETON_PERISS_0_OFS             0x00001820
// SRST_mixedwrstdiv2_peri_ppier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_0_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gdmac_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_mbox_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_MASK  0xFE0000
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED3_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_timer_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_0_RESERVED4_BITWIDTH 7
// SoftResetOn_periSS_1 Register
#define PMU_SOFTRESETON_PERISS_1_OFS             0x00001824
// SRST_asyncwrstdiv2_peri_pwm_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_1_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_1_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv16_adc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gpio0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_MASK  0xE0000
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_BIT   0x7
#define PMU_SOFTRESETON_PERISS_1_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_gpio1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_MASK 0x100000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_SHIFT 20 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_MASK  0xE00000
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_1_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv4_i2cp_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_1_RESERVED5_BITWIDTH 7
// SoftResetOn_periSS_2 Register
#define PMU_SOFTRESETON_PERISS_2_OFS             0x00001828
// SRST_asyncwrstdiv2_peri_i2si0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED_MASK   0xE
#define PMU_SOFTRESETON_PERISS_2_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_2_RESERVED_BIT    0x7
#define PMU_SOFTRESETON_PERISS_2_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2si1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_MASK 0x10
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_SHIFT 4 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_MASK  0xE0
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_PERISS_2_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2so0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_MASK  0xE00
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_BIT   0x7
#define PMU_SOFTRESETON_PERISS_2_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2so1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_MASK 0x1000
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_SHIFT 12 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED4_MASK  0xE000
#define PMU_SOFTRESETON_PERISS_2_RESERVED4_SHIFT 13 
#define PMU_SOFTRESETON_PERISS_2_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_2_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2sc0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_2_RESERVED5_MASK  0xFFFE0000
#define PMU_SOFTRESETON_PERISS_2_RESERVED5_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_2_RESERVED5_BIT   0x7FFF
#define PMU_SOFTRESETON_PERISS_2_RESERVED5_BITWIDTH 15
// SoftResetOn_periSS_3 Register
#define PMU_SOFTRESETON_PERISS_3_OFS             0x0000182C
// SRST_wrstdiv2_peri_spib0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED_MASK   0xE
#define PMU_SOFTRESETON_PERISS_3_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_3_RESERVED_BIT    0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED_BITWIDTH 3
// SRST_spib0crst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_MASK 0x10
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_SHIFT 4 
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB0CRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_MASK  0xE0
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_spims0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_MASK  0xFE00
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_3_RESERVED3_BITWIDTH 7
// SRST_wrstdiv2_peri_spib1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_MASK  0xE0000
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED4_BITWIDTH 3
// SRST_spib1crst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB1CRST_N_MASK 0x100000
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB1CRST_N_SHIFT 20 
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB1CRST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_SPIB1CRST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED5_MASK  0xE00000
#define PMU_SOFTRESETON_PERISS_3_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETON_PERISS_3_RESERVED5_BIT   0x7
#define PMU_SOFTRESETON_PERISS_3_RESERVED5_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_spims1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_3_RESERVED6_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_3_RESERVED6_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_3_RESERVED6_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_3_RESERVED6_BITWIDTH 7
// SoftResetOn_periSS_4 Register
#define PMU_SOFTRESETON_PERISS_4_OFS             0x00001830
// SRST_asyncwrstdiv4_peri_uart_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_MASK 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_SHIFT 0 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_PERISS_4_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_PERISS_4_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_PERISS_4_RESERVED_BITWIDTH 7
// SRST_asyncuart0rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_MASK 0x100
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_SHIFT 8 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART0RST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_MASK  0xE00
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED2_BITWIDTH 3
// SRST_asyncuart1rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_MASK 0x1000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_SHIFT 12 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART1RST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_MASK  0xE000
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED3_BITWIDTH 3
// SRST_asyncuart2rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_MASK 0x10000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_SHIFT 16 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART2RST_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_MASK  0xE0000
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED4_BITWIDTH 3
// SRST_asyncuart3rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_MASK 0x100000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_SHIFT 20 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART3RST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_MASK  0xE00000
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_BIT   0x7
#define PMU_SOFTRESETON_PERISS_4_RESERVED5_BITWIDTH 3
// SRST_asyncuart4rst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART4RST_N_MASK 0x1000000
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART4RST_N_SHIFT 24 
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART4RST_N_BIT 0x1
#define PMU_SOFTRESETON_PERISS_4_SRST_ASYNCUART4RST_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_PERISS_4_RESERVED6_MASK  0xFE000000
#define PMU_SOFTRESETON_PERISS_4_RESERVED6_SHIFT 25 
#define PMU_SOFTRESETON_PERISS_4_RESERVED6_BIT   0x7F
#define PMU_SOFTRESETON_PERISS_4_RESERVED6_BITWIDTH 7
// SoftResetOn_dramcSS_0 Register
#define PMU_SOFTRESETON_DRAMCSS_0_OFS            0x00001840
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_MASK  0xFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_BIT   0xFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED_BITWIDTH 8
// SRST_asyncwrst_dramc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_MASK 0x100
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_SHIFT 8 
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_BIT 0x1
#define PMU_SOFTRESETON_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_BIT  0x7FFFFF
#define PMU_SOFTRESETON_DRAMCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOn_mbootSS_0 Register
#define PMU_SOFTRESETON_MBOOTSS_0_OFS            0x00001850
// SRST_asyncwrstdiv2_mboot_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_MASK 0x1
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_SHIFT 0 
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BIT 0x1
#define PMU_SOFTRESETON_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETON_MBOOTSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_dbgmonSS_0 Register
#define PMU_SOFTRESETON_DBGMONSS_0_OFS           0x00001860
// SRST_wrstdiv2_dbgmon_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_MASK 0x1
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_SHIFT 0 
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_BIT 0x1
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED_MASK 0xFFFE
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED_BIT  0x7FFF
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED_BITWIDTH 15
// SRST_mrst_dbgmon_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_MRST_DBGMON_N_MASK 0x10000
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_MRST_DBGMON_N_SHIFT 16 
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_MRST_DBGMON_N_BIT 0x1
#define PMU_SOFTRESETON_DBGMONSS_0_SRST_MRST_DBGMON_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED2_MASK 0xFFFE0000
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED2_SHIFT 17 
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED2_BIT 0x7FFF
#define PMU_SOFTRESETON_DBGMONSS_0_RESERVED2_BITWIDTH 15
// SoftResetOn_eastpierSS_0 Register
#define PMU_SOFTRESETON_EASTPIERSS_0_OFS         0x00001900
// SRST_mixederst_eastpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_MASK 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_SHIFT 0 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFgpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_MASK 0x2
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_SHIFT 1 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFipier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_MASK 0x4
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_SHIFT 2 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFvpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_MASK 0x8
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_SHIFT 3 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED_MASK 0xF0
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED_SHIFT 4 
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED_BIT 0xF
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED_BITWIDTH 4
// SRST_mixedgrstdivN_eastpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_MASK 0x100
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_SHIFT 8 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_BITWIDTH 1
// SRST_mixedgrstdivN_gpierIFepier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_MASK 0x200
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_SHIFT 9 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED2_BITWIDTH 6
// SRST_mixedrrst_eastpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_MASK 0x10000
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_SHIFT 16 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_BITWIDTH 1
// SRST_mixedrrst_ipierIFepier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_MASK 0x20000
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_SHIFT 17 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED3_MASK 0xFC0000
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED3_SHIFT 18 
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED3_BIT 0x3F
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED3_BITWIDTH 6
// SRST_mixedvrstdivN_eastpier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_MASK 0x1000000
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_SHIFT 24 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_BITWIDTH 1
// SRST_mixedvrstdivN_vpierIFepier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_MASK 0x2000000
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_SHIFT 25 
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETON_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED4_MASK 0xFC000000
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED4_SHIFT 26 
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED4_BIT 0x3F
#define PMU_SOFTRESETON_EASTPIERSS_0_RESERVED4_BITWIDTH 6
// SoftResetOn_hsioSS_0 Register
#define PMU_SOFTRESETON_HSIOSS_0_OFS             0x00001910
// SRST_asyncurst_usb2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USB2_N_MASK 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USB2_N_SHIFT 0 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USB2_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USB2_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED_MASK   0xE
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED_BIT    0x7
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED_BITWIDTH 3
// SRST_asyncerstdiv2_hsio_usb2dc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_MASK 0x10
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_SHIFT 4 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED2_MASK  0xE0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED2_BIT   0x7
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED2_BITWIDTH 3
// SRST_asyncurst_usbSS_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USBSS_N_MASK 0x100
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USBSS_N_SHIFT 8 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USBSS_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCURST_USBSS_N_BITWIDTH 1
// SRST_asyncerstdiv2_hsio_usb3pcie_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_MASK 0x200
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_SHIFT 9 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED3_MASK  0xFC00
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED3_SHIFT 10 
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED3_BIT   0x3F
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED3_BITWIDTH 6
// SRST_asyncerstdiv8_hsio_usb3hc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_MASK 0x10000
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_SHIFT 16 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_BITWIDTH 1
// SRST_asyncerst_hsio_usb3hc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_MASK 0x20000
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_SHIFT 17 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED4_MASK  0xFC0000
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED4_SHIFT 18 
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED4_BIT   0x3F
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED4_BITWIDTH 6
// SRST_asyncerst_hsio_pcie_axi_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_MASK 0x1000000
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_SHIFT 24 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_BITWIDTH 1
// SRST_asyncerst_hsio_pcie_apb_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_MASK 0x2000000
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_SHIFT 25 
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_BIT 0x1
#define PMU_SOFTRESETON_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED5_MASK  0xFC000000
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED5_SHIFT 26 
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED5_BIT   0x3F
#define PMU_SOFTRESETON_HSIOSS_0_RESERVED5_BITWIDTH 6
// SoftResetOn_dispifSS_0 Register
#define PMU_SOFTRESETON_DISPIFSS_0_OFS           0x00001920
// SRST_asyncerst_dispif_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_MASK 0x1
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_SHIFT 0 
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_BIT 0x1
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_BITWIDTH 1
// SRST_erst_dispif_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ERST_DISPIF_N_MASK 0x2
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ERST_DISPIF_N_SHIFT 1 
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ERST_DISPIF_N_BIT 0x1
#define PMU_SOFTRESETON_DISPIFSS_0_SRST_ERST_DISPIF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_DISPIFSS_0_RESERVED_MASK 0xFFFFFFFC
#define PMU_SOFTRESETON_DISPIFSS_0_RESERVED_SHIFT 2 
#define PMU_SOFTRESETON_DISPIFSS_0_RESERVED_BIT  0x3FFFFFFF
#define PMU_SOFTRESETON_DISPIFSS_0_RESERVED_BITWIDTH 30
// SoftResetOn_camifSS_0 Register
#define PMU_SOFTRESETON_CAMIFSS_0_OFS            0x00001930
// SRST_asyncerst_camif_csirx0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_MASK 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_SHIFT 0 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_MASK 0x2
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_SHIFT 1 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_MASK 0x4
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_SHIFT 2 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx3_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_MASK 0x8
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_SHIFT 3 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED_MASK  0xF0
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED_SHIFT 4 
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED_BIT   0xF
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED_BITWIDTH 4
// SRST_erst_camif_cvdmac_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_MASK 0x100
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_SHIFT 8 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_BITWIDTH 1
// SRST_erst_camif_ccbus_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_MASK 0x200
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_SHIFT 9 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_BITWIDTH 1
// SRST_asyncerst_camif_dphyrx_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_MASK 0x400
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_SHIFT 10 
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_BIT 0x1
#define PMU_SOFTRESETON_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED2_MASK 0xFFFFF800
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED2_SHIFT 11 
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED2_BIT  0x1FFFFF
#define PMU_SOFTRESETON_CAMIFSS_0_RESERVED2_BITWIDTH 21
// SoftResetOn_vcodecSS_0 Register
#define PMU_SOFTRESETON_VCODECSS_0_OFS           0x00001940
// SRST_vrstdivN_bap_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_BAP_N_MASK 0x1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_BAP_N_SHIFT 0 
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_BAP_N_BIT 0x1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_BAP_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED_MASK 0xFE
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED_BIT  0x7F
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED_BITWIDTH 7
// SRST_vrstdivN_vdp_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDP_N_MASK 0x100
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDP_N_SHIFT 8 
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDP_N_BIT 0x1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDP_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED2_BIT 0x7F
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED2_BITWIDTH 7
// SRST_vrstdivN_vp4_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VP4_N_MASK 0x10000
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VP4_N_SHIFT 16 
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VP4_N_BIT 0x1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VP4_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED3_MASK 0xFE0000
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED3_BIT 0x7F
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED3_BITWIDTH 7
// SRST_vrstdivN_vdime_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_MASK 0x1000000
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_SHIFT 24 
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_BIT 0x1
#define PMU_SOFTRESETON_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED4_MASK 0xFE000000
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED4_BIT 0x7F
#define PMU_SOFTRESETON_VCODECSS_0_RESERVED4_BITWIDTH 7
// SoftResetOn_vconvSS_0 Register
#define PMU_SOFTRESETON_VCONVSS_0_OFS            0x00001950
// SRST_asyncerst_vconv_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_VCONVSS_0_SRST_ASYNCERST_VCONV_N_MASK 0x1
#define PMU_SOFTRESETON_VCONVSS_0_SRST_ASYNCERST_VCONV_N_SHIFT 0 
#define PMU_SOFTRESETON_VCONVSS_0_SRST_ASYNCERST_VCONV_N_BIT 0x1
#define PMU_SOFTRESETON_VCONVSS_0_SRST_ASYNCERST_VCONV_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_VCONVSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETON_VCONVSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_VCONVSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETON_VCONVSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_irecogSS_0 Register
#define PMU_SOFTRESETON_IRECOGSS_0_OFS           0x00001960
// SRST_rrst_pym_cnt_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_CNT_N_MASK 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_CNT_N_SHIFT 0 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_CNT_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_CNT_N_BITWIDTH 1
// SRST_rrst_pym_vdm_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_VDM_N_MASK 0x2
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_VDM_N_SHIFT 1 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_VDM_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_VDM_N_BITWIDTH 1
// SRST_rrst_pym_y1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y1_N_MASK 0x4
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y1_N_SHIFT 2 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y1_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y1_N_BITWIDTH 1
// SRST_rrst_pym_y2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y2_N_MASK 0x8
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y2_N_SHIFT 3 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y2_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y2_N_BITWIDTH 1
// SRST_rrst_pym_y3_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y3_N_MASK 0x10
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y3_N_SHIFT 4 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y3_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y3_N_BITWIDTH 1
// SRST_rrst_pym_y4_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y4_N_MASK 0x20
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y4_N_SHIFT 5 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y4_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_Y4_N_BITWIDTH 1
// SRST_rrst_pym_c1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C1_N_MASK 0x40
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C1_N_SHIFT 6 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C1_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C1_N_BITWIDTH 1
// SRST_rrst_pym_c2_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C2_N_MASK 0x80
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C2_N_SHIFT 7 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C2_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C2_N_BITWIDTH 1
// SRST_rrst_pym_c3_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C3_N_MASK 0x100
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C3_N_SHIFT 8 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C3_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C3_N_BITWIDTH 1
// SRST_rrst_pym_c4_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C4_N_MASK 0x200
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C4_N_SHIFT 9 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C4_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_PYM_C4_N_BITWIDTH 1
// SRST_rrst_sharedbus_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_MASK 0x400
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_SHIFT 10 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_BITWIDTH 1
// SRST_asyncrrst_affine_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_MASK 0x800
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_SHIFT 11 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_BITWIDTH 1
// SRST_asyncrrst_histgram_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_MASK 0x1000
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_SHIFT 12 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_BITWIDTH 1
// SRST_asyncrrst_match_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_MASK 0x2000
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_SHIFT 13 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_BITWIDTH 1
// SRST_asyncrrst_cohog0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_MASK 0x4000
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_SHIFT 14 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_BITWIDTH 1
// SRST_asyncrrst_cohog1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_MASK 0x8000
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_SHIFT 15 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_BITWIDTH 1
// SRST_asyncfrst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCFRST_N_MASK 0x10000
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCFRST_N_SHIFT 16 
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCFRST_N_BIT 0x1
#define PMU_SOFTRESETON_IRECOGSS_0_SRST_ASYNCFRST_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_IRECOGSS_0_RESERVED_MASK 0xFFFE0000
#define PMU_SOFTRESETON_IRECOGSS_0_RESERVED_SHIFT 17 
#define PMU_SOFTRESETON_IRECOGSS_0_RESERVED_BIT  0x7FFF
#define PMU_SOFTRESETON_IRECOGSS_0_RESERVED_BITWIDTH 15
// SoftResetOn_gpuSS_0 Register
#define PMU_SOFTRESETON_GPUSS_0_OFS              0x00001970
// SRST_mixedgrstdivN_gpu_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_MASK 0x1
#define PMU_SOFTRESETON_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_SHIFT 0 
#define PMU_SOFTRESETON_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_BIT 0x1
#define PMU_SOFTRESETON_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_GPUSS_0_RESERVED_MASK    0xFFFFFFFE
#define PMU_SOFTRESETON_GPUSS_0_RESERVED_SHIFT   1 
#define PMU_SOFTRESETON_GPUSS_0_RESERVED_BIT     0x7FFFFFFF
#define PMU_SOFTRESETON_GPUSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_econfSS_0 Register
#define PMU_SOFTRESETON_ECONFSS_0_OFS            0x00001980
// SRST_asyncerstdiv2_econf_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_MASK 0x1
#define PMU_SOFTRESETON_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_SHIFT 0 
#define PMU_SOFTRESETON_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_BIT 0x1
#define PMU_SOFTRESETON_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_ECONFSS_0_RESERVED_MASK  0xFFFFFFFE
#define PMU_SOFTRESETON_ECONFSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_ECONFSS_0_RESERVED_BIT   0x7FFFFFFF
#define PMU_SOFTRESETON_ECONFSS_0_RESERVED_BITWIDTH 31
// SoftResetOn_etherSS_0 Register
#define PMU_SOFTRESETON_ETHERSS_0_OFS            0x00001990
// SRST_erst_ether_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ERST_ETHER_N_MASK 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ERST_ETHER_N_SHIFT 0 
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ERST_ETHER_N_BIT 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ERST_ETHER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_MASK  0xE
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_BIT   0x7
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED_BITWIDTH 3
// SRST_asyncethrst_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCETHRST_N_MASK 0x10
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCETHRST_N_SHIFT 4 
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCETHRST_N_BIT 0x1
#define PMU_SOFTRESETON_ETHERSS_0_SRST_ASYNCETHRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_MASK 0xFFFFFFE0
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_BIT  0x7FFFFFF
#define PMU_SOFTRESETON_ETHERSS_0_RESERVED2_BITWIDTH 27
// SoftResetOn_emmcSS_0 Register
#define PMU_SOFTRESETON_EMMCSS_0_OFS             0x000019A0
// SRST_asyncerst_emmca_axi_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_MASK 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_SHIFT 0 
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_BIT 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_MASK   0xFE
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_BIT    0x7F
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED_BITWIDTH 7
// SRST_asyncerst_emmcb_axi_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_MASK 0x100
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_SHIFT 8 
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_BIT 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED2_MASK  0xFE00
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED2_BIT   0x7F
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED2_BITWIDTH 7
// SRST_asyncerst_emmcc_axi_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_MASK 0x10000
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_SHIFT 16 
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_BIT 0x1
#define PMU_SOFTRESETON_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED3_MASK  0xFFFE0000
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED3_BIT   0x7FFF
#define PMU_SOFTRESETON_EMMCSS_0_RESERVED3_BITWIDTH 15
// SoftResetOn_nandcSS_0 Register
#define PMU_SOFTRESETON_NANDCSS_0_OFS            0x000019B0
// SRST_asyncerstdiv2_nandc_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_MASK 0x1
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_SHIFT 0 
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_BIT 0x1
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED_MASK  0xFE
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED_BIT   0x7F
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED_BITWIDTH 7
// SRST_asyncerstdiv2_nandc_m0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_MASK 0x100
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_SHIFT 8 
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_BIT 0x1
#define PMU_SOFTRESETON_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED2_BIT  0x7FFFFF
#define PMU_SOFTRESETON_NANDCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOff_westpierSS_0 Register
#define PMU_SOFTRESETOFF_WESTPIERSS_0_OFS        0x00001C00
// SRST_mixedwrst_westpier_mpier0_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_MASK 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_MASK 0xFE
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_BIT 0x7F
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED_BITWIDTH 7
// SRST_mixedwrst_westpier_mpier1_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_MASK 0x100
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_SHIFT 8 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1_N_BITWIDTH 1
// SRST_mixedwrst_westpier_mpier1IF_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_MASK 0x200
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_SHIFT 9 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_MPIER1IF_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED2_BITWIDTH 6
// SRST_mixeddramcrst_dramcIF_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_MASK 0x10000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_SHIFT 16 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDDRAMCRST_DRAMCIF_N_BITWIDTH 1
// SRST_wrst_westpier_mpier1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_MASK 0x20000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_SHIFT 17 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_WRST_WESTPIER_MPIER1_N_BITWIDTH 1
// SRST_mixedwrst_westpier_drammx_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_MASK 0x40000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_SHIFT 18 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_MIXEDWRST_WESTPIER_DRAMMX_N_BITWIDTH 1
// SRST_asyncdsgaterst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_MASK 0x80000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_SHIFT 19 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_BIT 0x1
#define PMU_SOFTRESETOFF_WESTPIERSS_0_SRST_ASYNCDSGATERST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED3_MASK 0xFFF00000
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED3_SHIFT 20 
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED3_BIT 0xFFF
#define PMU_SOFTRESETOFF_WESTPIERSS_0_RESERVED3_BITWIDTH 12
// SoftResetOff_cpuSS_0 Register
#define PMU_SOFTRESETOFF_CPUSS_0_OFS             0x00001C10
// SRST_asynccorerst_smpgn_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_MASK 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_SHIFT 0 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SMPGN_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_MASK   0xFE
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_BIT    0x7F
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrst_cpu_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCWRST_CPU_N_MASK 0x100
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCWRST_CPU_N_SHIFT 8 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCWRST_CPU_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCWRST_CPU_N_BITWIDTH 1
// SRST_asynccorerst_l2c_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_L2C_N_MASK 0x200
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_L2C_N_SHIFT 9 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_L2C_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_L2C_N_BITWIDTH 1
// SRST_asynccorerst_scu_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_MASK 0x400
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_SHIFT 10 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_SCU_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_MASK  0x800
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_SHIFT 11 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_BIT   0x1
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED2_BITWIDTH 1
// SRST_asynccorerst_wd0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_MASK 0x1000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_SHIFT 12 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD0_N_BITWIDTH 1
// SRST_asynccorerst_wd1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD1_N_MASK 0x2000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD1_N_SHIFT 13 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD1_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_WD1_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_MASK  0xC000
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_SHIFT 14 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_BIT   0x3
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED3_BITWIDTH 2
// SRST_asynccorerst_neon0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_MASK 0x10000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_SHIFT 16 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON0_N_BITWIDTH 1
// SRST_asynccorerst_neon1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_MASK 0x20000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_SHIFT 17 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_NEON1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_MASK  0xC0000
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_SHIFT 18 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_BIT   0x3
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED4_BITWIDTH 2
// SRST_asynccorerst_cpu0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_MASK 0x100000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_SHIFT 20 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU0_N_BITWIDTH 1
// SRST_asynccorerst_cpu1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_MASK 0x200000
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_SHIFT 21 
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_0_SRST_ASYNCCORERST_CPU1_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED5_MASK  0xFFC00000
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED5_SHIFT 22 
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED5_BIT   0x3FF
#define PMU_SOFTRESETOFF_CPUSS_0_RESERVED5_BITWIDTH 10
// SoftResetOff_cpuSS_1 Register
#define PMU_SOFTRESETOFF_CPUSS_1_OFS             0x00001C14
// SRST_asynccorerst_coresight_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_MASK 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_SHIFT 0 
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_CORESIGHT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_MASK   0xFE
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_BIT    0x7F
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED_BITWIDTH 7
// SRST_asynccorerst_dbg0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_MASK 0x100
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG0_N_BITWIDTH 1
// SRST_asynccorerst_dbg1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_MASK 0x200
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_SHIFT 9 
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_BIT 0x1
#define PMU_SOFTRESETOFF_CPUSS_1_SRST_ASYNCCORERST_DBG1_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_MASK  0xFFFFFC00
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_BIT   0x3FFFFF
#define PMU_SOFTRESETOFF_CPUSS_1_RESERVED2_BITWIDTH 22
// SoftResetOff_periSS_0 Register
#define PMU_SOFTRESETOFF_PERISS_0_OFS            0x00001C20
// SRST_mixedwrstdiv2_peri_ppier_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_MIXEDWRSTDIV2_PERI_PPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gdmac_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_PERI_GDMAC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_mbox_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV2_MBOX_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_MASK 0xFE0000
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED3_BITWIDTH 7
// SRST_asyncwrstdiv4_peri_timer_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_0_SRST_ASYNCWRSTDIV4_PERI_TIMER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_0_RESERVED4_BITWIDTH 7
// SoftResetOff_periSS_1 Register
#define PMU_SOFTRESETOFF_PERISS_1_OFS            0x00001C24
// SRST_asyncwrstdiv2_peri_pwm_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_PWM_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED_BITWIDTH 7
// SRST_asyncwrstdiv16_adc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV16_ADC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED2_BITWIDTH 7
// SRST_asyncwrstdiv2_peri_gpio0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_MASK 0xE0000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_gpio1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_MASK 0x100000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_SHIFT 20 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV2_PERI_GPIO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_MASK 0xE00000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_SHIFT 21 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv4_i2cp_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_1_SRST_ASYNCWRSTDIV4_I2CP_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_1_RESERVED5_BITWIDTH 7
// SoftResetOff_periSS_2 Register
#define PMU_SOFTRESETOFF_PERISS_2_OFS            0x00001C28
// SRST_asyncwrstdiv2_peri_i2si0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_MASK  0xE
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_BIT   0x7
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2si1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_MASK 0x10
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_SHIFT 4 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SI1_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2so0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_MASK 0xE00
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED3_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2so1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_MASK 0x1000
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_SHIFT 12 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SO1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED4_MASK 0xE000
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED4_SHIFT 13 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED4_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_i2sc0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_2_SRST_ASYNCWRSTDIV2_PERI_I2SC0_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED5_MASK 0xFFFE0000
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED5_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED5_BIT  0x7FFF
#define PMU_SOFTRESETOFF_PERISS_2_RESERVED5_BITWIDTH 15
// SoftResetOff_periSS_3 Register
#define PMU_SOFTRESETOFF_PERISS_3_OFS            0x00001C2C
// SRST_wrstdiv2_peri_spib0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB0_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_MASK  0xE
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_BIT   0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED_BITWIDTH 3
// SRST_spib0crst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_MASK 0x10
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_SHIFT 4 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB0CRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED2_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_spims0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS0_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_MASK 0xFE00
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED3_BITWIDTH 7
// SRST_wrstdiv2_peri_spib1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_WRSTDIV2_PERI_SPIB1_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_MASK 0xE0000
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED4_BITWIDTH 3
// SRST_spib1crst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB1CRST_N_MASK 0x100000
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB1CRST_N_SHIFT 20 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB1CRST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_SPIB1CRST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED5_MASK 0xE00000
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED5_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED5_BITWIDTH 3
// SRST_asyncwrstdiv2_peri_spims1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_3_SRST_ASYNCWRSTDIV2_PERI_SPIMS1_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED6_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED6_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED6_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_3_RESERVED6_BITWIDTH 7
// SoftResetOff_periSS_4 Register
#define PMU_SOFTRESETOFF_PERISS_4_OFS            0x00001C30
// SRST_asyncwrstdiv4_peri_uart_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_MASK 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_SHIFT 0 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCWRSTDIV4_PERI_UART_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED_BITWIDTH 7
// SRST_asyncuart0rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_MASK 0x100
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_SHIFT 8 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART0RST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_MASK 0xE00
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED2_BITWIDTH 3
// SRST_asyncuart1rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_MASK 0x1000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_SHIFT 12 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART1RST_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_MASK 0xE000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_SHIFT 13 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED3_BITWIDTH 3
// SRST_asyncuart2rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_MASK 0x10000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_SHIFT 16 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART2RST_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_MASK 0xE0000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_SHIFT 17 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED4_BITWIDTH 3
// SRST_asyncuart3rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_MASK 0x100000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_SHIFT 20 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART3RST_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_MASK 0xE00000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_SHIFT 21 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_BIT  0x7
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED5_BITWIDTH 3
// SRST_asyncuart4rst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART4RST_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART4RST_N_SHIFT 24 
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART4RST_N_BIT 0x1
#define PMU_SOFTRESETOFF_PERISS_4_SRST_ASYNCUART4RST_N_BITWIDTH 1
// reserved6 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED6_MASK 0xFE000000
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED6_SHIFT 25 
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED6_BIT  0x7F
#define PMU_SOFTRESETOFF_PERISS_4_RESERVED6_BITWIDTH 7
// SoftResetOff_dramcSS_0 Register
#define PMU_SOFTRESETOFF_DRAMCSS_0_OFS           0x00001C40
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_MASK 0xFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_SHIFT 0 
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_BIT  0xFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED_BITWIDTH 8
// SRST_asyncwrst_dramc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_MASK 0x100
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_BIT 0x1
#define PMU_SOFTRESETOFF_DRAMCSS_0_SRST_ASYNCWRST_DRAMC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_SOFTRESETOFF_DRAMCSS_0_RESERVED2_BITWIDTH 23
// SoftResetOff_mbootSS_0 Register
#define PMU_SOFTRESETOFF_MBOOTSS_0_OFS           0x00001C50
// SRST_asyncwrstdiv2_mboot_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_MASK 0x1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_SHIFT 0 
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BIT 0x1
#define PMU_SOFTRESETOFF_MBOOTSS_0_SRST_ASYNCWRSTDIV2_MBOOT_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_SOFTRESETOFF_MBOOTSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_dbgmonSS_0 Register
#define PMU_SOFTRESETOFF_DBGMONSS_0_OFS          0x00001C60
// SRST_wrstdiv2_dbgmon_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_MASK 0x1
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_SHIFT 0 
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_BIT 0x1
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_WRSTDIV2_DBGMON_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED_MASK 0xFFFE
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED_BIT 0x7FFF
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED_BITWIDTH 15
// SRST_mrst_dbgmon_n bitfiled (RW) Reset=1
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_MRST_DBGMON_N_MASK 0x10000
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_MRST_DBGMON_N_SHIFT 16 
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_MRST_DBGMON_N_BIT 0x1
#define PMU_SOFTRESETOFF_DBGMONSS_0_SRST_MRST_DBGMON_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED2_MASK 0xFFFE0000
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED2_SHIFT 17 
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED2_BIT 0x7FFF
#define PMU_SOFTRESETOFF_DBGMONSS_0_RESERVED2_BITWIDTH 15
// SoftResetOff_eastpierSS_0 Register
#define PMU_SOFTRESETOFF_EASTPIERSS_0_OFS        0x00001D00
// SRST_mixederst_eastpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_MASK 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EASTPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFgpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_MASK 0x2
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_SHIFT 1 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFGPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFipier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_MASK 0x4
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_SHIFT 2 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFIPIER_N_BITWIDTH 1
// SRST_mixederst_epierIFvpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_MASK 0x8
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_SHIFT 3 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDERST_EPIERIFVPIER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED_MASK 0xF0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED_SHIFT 4 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED_BIT 0xF
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED_BITWIDTH 4
// SRST_mixedgrstdivN_eastpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_MASK 0x100
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_SHIFT 8 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_EASTPIER_N_BITWIDTH 1
// SRST_mixedgrstdivN_gpierIFepier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_MASK 0x200
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_SHIFT 9 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDGRSTDIVN_GPIERIFEPIER_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED2_MASK 0xFC00
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED2_SHIFT 10 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED2_BIT 0x3F
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED2_BITWIDTH 6
// SRST_mixedrrst_eastpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_MASK 0x10000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_SHIFT 16 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_EASTPIER_N_BITWIDTH 1
// SRST_mixedrrst_ipierIFepier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_MASK 0x20000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_SHIFT 17 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDRRST_IPIERIFEPIER_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED3_MASK 0xFC0000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED3_SHIFT 18 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED3_BIT 0x3F
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED3_BITWIDTH 6
// SRST_mixedvrstdivN_eastpier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_SHIFT 24 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_EASTPIER_N_BITWIDTH 1
// SRST_mixedvrstdivN_vpierIFepier_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_MASK 0x2000000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_SHIFT 25 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_BIT 0x1
#define PMU_SOFTRESETOFF_EASTPIERSS_0_SRST_MIXEDVRSTDIVN_VPIERIFEPIER_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED4_MASK 0xFC000000
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED4_SHIFT 26 
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED4_BIT 0x3F
#define PMU_SOFTRESETOFF_EASTPIERSS_0_RESERVED4_BITWIDTH 6
// SoftResetOff_hsioSS_0 Register
#define PMU_SOFTRESETOFF_HSIOSS_0_OFS            0x00001D10
// SRST_asyncurst_usb2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USB2_N_MASK 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USB2_N_SHIFT 0 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USB2_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USB2_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED_MASK  0xE
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED_BIT   0x7
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED_BITWIDTH 3
// SRST_asyncerstdiv2_hsio_usb2dc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_MASK 0x10
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_SHIFT 4 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB2DC_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED2_MASK 0xE0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED2_BIT  0x7
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED2_BITWIDTH 3
// SRST_asyncurst_usbSS_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USBSS_N_MASK 0x100
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USBSS_N_SHIFT 8 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USBSS_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCURST_USBSS_N_BITWIDTH 1
// SRST_asyncerstdiv2_hsio_usb3pcie_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_MASK 0x200
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_SHIFT 9 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV2_HSIO_USB3PCIE_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED3_MASK 0xFC00
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED3_SHIFT 10 
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED3_BIT  0x3F
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED3_BITWIDTH 6
// SRST_asyncerstdiv8_hsio_usb3hc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_MASK 0x10000
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_SHIFT 16 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERSTDIV8_HSIO_USB3HC_N_BITWIDTH 1
// SRST_asyncerst_hsio_usb3hc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_MASK 0x20000
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_SHIFT 17 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_USB3HC_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED4_MASK 0xFC0000
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED4_SHIFT 18 
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED4_BIT  0x3F
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED4_BITWIDTH 6
// SRST_asyncerst_hsio_pcie_axi_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_SHIFT 24 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_AXI_N_BITWIDTH 1
// SRST_asyncerst_hsio_pcie_apb_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_MASK 0x2000000
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_SHIFT 25 
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_BIT 0x1
#define PMU_SOFTRESETOFF_HSIOSS_0_SRST_ASYNCERST_HSIO_PCIE_APB_N_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED5_MASK 0xFC000000
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED5_SHIFT 26 
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED5_BIT  0x3F
#define PMU_SOFTRESETOFF_HSIOSS_0_RESERVED5_BITWIDTH 6
// SoftResetOff_dispifSS_0 Register
#define PMU_SOFTRESETOFF_DISPIFSS_0_OFS          0x00001D20
// SRST_asyncerst_dispif_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_MASK 0x1
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_SHIFT 0 
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_BIT 0x1
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ASYNCERST_DISPIF_N_BITWIDTH 1
// SRST_erst_dispif_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ERST_DISPIF_N_MASK 0x2
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ERST_DISPIF_N_SHIFT 1 
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ERST_DISPIF_N_BIT 0x1
#define PMU_SOFTRESETOFF_DISPIFSS_0_SRST_ERST_DISPIF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_DISPIFSS_0_RESERVED_MASK 0xFFFFFFFC
#define PMU_SOFTRESETOFF_DISPIFSS_0_RESERVED_SHIFT 2 
#define PMU_SOFTRESETOFF_DISPIFSS_0_RESERVED_BIT 0x3FFFFFFF
#define PMU_SOFTRESETOFF_DISPIFSS_0_RESERVED_BITWIDTH 30
// SoftResetOff_camifSS_0 Register
#define PMU_SOFTRESETOFF_CAMIFSS_0_OFS           0x00001D30
// SRST_asyncerst_camif_csirx0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_MASK 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_SHIFT 0 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX0_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_MASK 0x2
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_SHIFT 1 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX1_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_MASK 0x4
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_SHIFT 2 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX2_N_BITWIDTH 1
// SRST_asyncerst_camif_csirx3_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_MASK 0x8
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_SHIFT 3 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_CSIRX3_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED_MASK 0xF0
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED_SHIFT 4 
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED_BIT  0xF
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED_BITWIDTH 4
// SRST_erst_camif_cvdmac_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_MASK 0x100
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_SHIFT 8 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CVDMAC_N_BITWIDTH 1
// SRST_erst_camif_ccbus_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_MASK 0x200
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_SHIFT 9 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ERST_CAMIF_CCBUS_N_BITWIDTH 1
// SRST_asyncerst_camif_dphyrx_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_MASK 0x400
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_SHIFT 10 
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_BIT 0x1
#define PMU_SOFTRESETOFF_CAMIFSS_0_SRST_ASYNCERST_CAMIF_DPHYRX_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED2_MASK 0xFFFFF800
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED2_SHIFT 11 
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED2_BIT 0x1FFFFF
#define PMU_SOFTRESETOFF_CAMIFSS_0_RESERVED2_BITWIDTH 21
// SoftResetOff_vcodecSS_0 Register
#define PMU_SOFTRESETOFF_VCODECSS_0_OFS          0x00001D40
// SRST_vrstdivN_bap_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_BAP_N_MASK 0x1
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_BAP_N_SHIFT 0 
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_BAP_N_BIT 0x1
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_BAP_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED_MASK 0xFE
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED_BIT 0x7F
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED_BITWIDTH 7
// SRST_vrstdivN_vdp_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDP_N_MASK 0x100
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDP_N_SHIFT 8 
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDP_N_BIT 0x1
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDP_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED2_BIT 0x7F
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED2_BITWIDTH 7
// SRST_vrstdivN_vp4_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VP4_N_MASK 0x10000
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VP4_N_SHIFT 16 
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VP4_N_BIT 0x1
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VP4_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED3_MASK 0xFE0000
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED3_BIT 0x7F
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED3_BITWIDTH 7
// SRST_vrstdivN_vdime_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_MASK 0x1000000
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_SHIFT 24 
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_BIT 0x1
#define PMU_SOFTRESETOFF_VCODECSS_0_SRST_VRSTDIVN_VDIME_N_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED4_MASK 0xFE000000
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED4_SHIFT 25 
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED4_BIT 0x7F
#define PMU_SOFTRESETOFF_VCODECSS_0_RESERVED4_BITWIDTH 7
// SoftResetOff_vconvSS_0 Register
#define PMU_SOFTRESETOFF_VCONVSS_0_OFS           0x00001D50
// SRST_asyncerst_vconv_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_VCONVSS_0_SRST_ASYNCERST_VCONV_N_MASK 0x1
#define PMU_SOFTRESETOFF_VCONVSS_0_SRST_ASYNCERST_VCONV_N_SHIFT 0 
#define PMU_SOFTRESETOFF_VCONVSS_0_SRST_ASYNCERST_VCONV_N_BIT 0x1
#define PMU_SOFTRESETOFF_VCONVSS_0_SRST_ASYNCERST_VCONV_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_VCONVSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_SOFTRESETOFF_VCONVSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_VCONVSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_SOFTRESETOFF_VCONVSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_irecogSS_0 Register
#define PMU_SOFTRESETOFF_IRECOGSS_0_OFS          0x00001D60
// SRST_rrst_pym_cnt_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_CNT_N_MASK 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_CNT_N_SHIFT 0 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_CNT_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_CNT_N_BITWIDTH 1
// SRST_rrst_pym_vdm_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_VDM_N_MASK 0x2
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_VDM_N_SHIFT 1 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_VDM_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_VDM_N_BITWIDTH 1
// SRST_rrst_pym_y1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y1_N_MASK 0x4
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y1_N_SHIFT 2 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y1_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y1_N_BITWIDTH 1
// SRST_rrst_pym_y2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y2_N_MASK 0x8
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y2_N_SHIFT 3 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y2_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y2_N_BITWIDTH 1
// SRST_rrst_pym_y3_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y3_N_MASK 0x10
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y3_N_SHIFT 4 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y3_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y3_N_BITWIDTH 1
// SRST_rrst_pym_y4_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y4_N_MASK 0x20
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y4_N_SHIFT 5 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y4_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_Y4_N_BITWIDTH 1
// SRST_rrst_pym_c1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C1_N_MASK 0x40
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C1_N_SHIFT 6 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C1_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C1_N_BITWIDTH 1
// SRST_rrst_pym_c2_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C2_N_MASK 0x80
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C2_N_SHIFT 7 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C2_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C2_N_BITWIDTH 1
// SRST_rrst_pym_c3_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C3_N_MASK 0x100
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C3_N_SHIFT 8 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C3_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C3_N_BITWIDTH 1
// SRST_rrst_pym_c4_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C4_N_MASK 0x200
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C4_N_SHIFT 9 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C4_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_PYM_C4_N_BITWIDTH 1
// SRST_rrst_sharedbus_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_MASK 0x400
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_SHIFT 10 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_RRST_SHAREDBUS_N_BITWIDTH 1
// SRST_asyncrrst_affine_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_MASK 0x800
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_SHIFT 11 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_AFFINE_N_BITWIDTH 1
// SRST_asyncrrst_histgram_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_MASK 0x1000
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_SHIFT 12 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_HISTGRAM_N_BITWIDTH 1
// SRST_asyncrrst_match_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_MASK 0x2000
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_SHIFT 13 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_MATCH_N_BITWIDTH 1
// SRST_asyncrrst_cohog0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_MASK 0x4000
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_SHIFT 14 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG0_N_BITWIDTH 1
// SRST_asyncrrst_cohog1_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_MASK 0x8000
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_SHIFT 15 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCRRST_COHOG1_N_BITWIDTH 1
// SRST_asyncfrst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCFRST_N_MASK 0x10000
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCFRST_N_SHIFT 16 
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCFRST_N_BIT 0x1
#define PMU_SOFTRESETOFF_IRECOGSS_0_SRST_ASYNCFRST_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_IRECOGSS_0_RESERVED_MASK 0xFFFE0000
#define PMU_SOFTRESETOFF_IRECOGSS_0_RESERVED_SHIFT 17 
#define PMU_SOFTRESETOFF_IRECOGSS_0_RESERVED_BIT 0x7FFF
#define PMU_SOFTRESETOFF_IRECOGSS_0_RESERVED_BITWIDTH 15
// SoftResetOff_gpuSS_0 Register
#define PMU_SOFTRESETOFF_GPUSS_0_OFS             0x00001D70
// SRST_mixedgrstdivN_gpu_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_MASK 0x1
#define PMU_SOFTRESETOFF_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_SHIFT 0 
#define PMU_SOFTRESETOFF_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_BIT 0x1
#define PMU_SOFTRESETOFF_GPUSS_0_SRST_MIXEDGRSTDIVN_GPU_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_GPUSS_0_RESERVED_MASK   0xFFFFFFFE
#define PMU_SOFTRESETOFF_GPUSS_0_RESERVED_SHIFT  1 
#define PMU_SOFTRESETOFF_GPUSS_0_RESERVED_BIT    0x7FFFFFFF
#define PMU_SOFTRESETOFF_GPUSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_econfSS_0 Register
#define PMU_SOFTRESETOFF_ECONFSS_0_OFS           0x00001D80
// SRST_asyncerstdiv2_econf_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_MASK 0x1
#define PMU_SOFTRESETOFF_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_SHIFT 0 
#define PMU_SOFTRESETOFF_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_BIT 0x1
#define PMU_SOFTRESETOFF_ECONFSS_0_SRST_ASYNCERSTDIV2_ECONF_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_ECONFSS_0_RESERVED_MASK 0xFFFFFFFE
#define PMU_SOFTRESETOFF_ECONFSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_ECONFSS_0_RESERVED_BIT  0x7FFFFFFF
#define PMU_SOFTRESETOFF_ECONFSS_0_RESERVED_BITWIDTH 31
// SoftResetOff_etherSS_0 Register
#define PMU_SOFTRESETOFF_ETHERSS_0_OFS           0x00001D90
// SRST_erst_ether_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ERST_ETHER_N_MASK 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ERST_ETHER_N_SHIFT 0 
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ERST_ETHER_N_BIT 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ERST_ETHER_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_MASK 0xE
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_BIT  0x7
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED_BITWIDTH 3
// SRST_asyncethrst_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCETHRST_N_MASK 0x10
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCETHRST_N_SHIFT 4 
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCETHRST_N_BIT 0x1
#define PMU_SOFTRESETOFF_ETHERSS_0_SRST_ASYNCETHRST_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_MASK 0xFFFFFFE0
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_SHIFT 5 
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_BIT 0x7FFFFFF
#define PMU_SOFTRESETOFF_ETHERSS_0_RESERVED2_BITWIDTH 27
// SoftResetOff_emmcSS_0 Register
#define PMU_SOFTRESETOFF_EMMCSS_0_OFS            0x00001DA0
// SRST_asyncerst_emmca_axi_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_MASK 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_SHIFT 0 
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_BIT 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCA_AXI_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_MASK  0xFE
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_BIT   0x7F
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED_BITWIDTH 7
// SRST_asyncerst_emmcb_axi_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_MASK 0x100
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_SHIFT 8 
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_BIT 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCB_AXI_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED2_MASK 0xFE00
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED2_BIT  0x7F
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED2_BITWIDTH 7
// SRST_asyncerst_emmcc_axi_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_MASK 0x10000
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_SHIFT 16 
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_BIT 0x1
#define PMU_SOFTRESETOFF_EMMCSS_0_SRST_ASYNCERST_EMMCC_AXI_N_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED3_MASK 0xFFFE0000
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED3_SHIFT 17 
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED3_BIT  0x7FFF
#define PMU_SOFTRESETOFF_EMMCSS_0_RESERVED3_BITWIDTH 15
// SoftResetOff_nandcSS_0 Register
#define PMU_SOFTRESETOFF_NANDCSS_0_OFS           0x00001DB0
// SRST_asyncerstdiv2_nandc_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_MASK 0x1
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_SHIFT 0 
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_BIT 0x1
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_N_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED_MASK 0xFE
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED_SHIFT 1 
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED_BIT  0x7F
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED_BITWIDTH 7
// SRST_asyncerstdiv2_nandc_m0_n bitfiled (RW) Reset=0
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_MASK 0x100
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_SHIFT 8 
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_BIT 0x1
#define PMU_SOFTRESETOFF_NANDCSS_0_SRST_ASYNCERSTDIV2_NANDC_M0_N_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED2_MASK 0xFFFFFE00
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED2_SHIFT 9 
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED2_BIT 0x7FFFFF
#define PMU_SOFTRESETOFF_NANDCSS_0_RESERVED2_BITWIDTH 23
// ClockGatingOnForPower_TOP Register
#define PMU_CLOCKGATINGONFORPOWER_TOP_OFS        0x00002000
// CGPower_TOP bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_TOP_CGPOWER_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_TOP_RESERVED_BITWIDTH 31
// ClockGatingOnForPower_CPU Register
#define PMU_CLOCKGATINGONFORPOWER_CPU_OFS        0x00002004
// CGPower_CPU bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_CPU_CGPOWER_CPU_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_CPU_CGPOWER_CPU_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_CPU_CGPOWER_CPU_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_CPU_CGPOWER_CPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_CPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_CPU_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_CPU_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_CPU_RESERVED_BITWIDTH 31
// ClockGatingOnForPower_GPU Register
#define PMU_CLOCKGATINGONFORPOWER_GPU_OFS        0x00002008
// CGPower_GPU bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGONFORPOWER_GPU_CGPOWER_GPU_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_GPU_CGPOWER_GPU_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_GPU_CGPOWER_GPU_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_GPU_CGPOWER_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_GPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_GPU_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_GPU_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_GPU_RESERVED_BITWIDTH 31
// ClockGatingOnForPower_VIDEO Register
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_OFS      0x0000200C
// CGPower_VIDEO bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_CGPOWER_VIDEO_MASK 0x1
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_CGPOWER_VIDEO_SHIFT 0 
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_CGPOWER_VIDEO_BIT 0x1
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_CGPOWER_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGONFORPOWER_VIDEO_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_TOP Register
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_OFS       0x00002100
// CGPower_TOP bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_CGPOWER_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_TOP_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_CPU Register
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_OFS       0x00002104
// CGPower_CPU bitfiled (RW) Reset=1
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_CGPOWER_CPU_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_CGPOWER_CPU_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_CGPOWER_CPU_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_CGPOWER_CPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_CPU_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_GPU Register
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_OFS       0x00002108
// CGPower_GPU bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_CGPOWER_GPU_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_CGPOWER_GPU_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_CGPOWER_GPU_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_CGPOWER_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_GPU_RESERVED_BITWIDTH 31
// ClockGatingOffForPower_VIDEO Register
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_OFS     0x0000210C
// CGPower_VIDEO bitfiled (RW) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_CGPOWER_VIDEO_MASK 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_CGPOWER_VIDEO_SHIFT 0 
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_CGPOWER_VIDEO_BIT 0x1
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_CGPOWER_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_RESERVED_MASK 0xFFFFFFFE
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_RESERVED_SHIFT 1 
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_RESERVED_BIT 0x7FFFFFFF
#define PMU_CLOCKGATINGOFFFORPOWER_VIDEO_RESERVED_BITWIDTH 31
// CPU_Clock_Divede_Setting Register
#define PMU_CPU_CLOCK_DIVEDE_SETTING_OFS         0x00004404
// DivEn bitfiled (RW) Reset=1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_MASK  0x1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_SHIFT 0 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_BIT   0x1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DIVEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_MASK 0xFE
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_SHIFT 1 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_BIT 0x7F
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED_BITWIDTH 7
// Core_Div bitfiled (RW) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_MASK 0xF00
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_SHIFT 8 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_CORE_DIV_BITWIDTH 4
// L2C_Div bitfiled (RW) Reset=1
#define PMU_CPU_CLOCK_DIVEDE_SETTING_L2C_DIV_MASK 0xF000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_L2C_DIV_SHIFT 12 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_L2C_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_L2C_DIV_BITWIDTH 4
// PERIPH_Div bitfiled (RW) Reset=1000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_MASK 0xF0000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_SHIFT 16 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_PERIPH_DIV_BITWIDTH 4
// reserved2 bitfiled (RO) Reset=0
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_MASK 0xF00000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_SHIFT 20 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_RESERVED2_BITWIDTH 4
// DAPB_Div bitfiled (RW) Reset=100
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_MASK 0xF000000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_SHIFT 24 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_DAPB_DIV_BITWIDTH 4
// ATB_Div bitfiled (RW) Reset=100
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_MASK 0xF0000000
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_SHIFT 28 
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_BIT 0xF
#define PMU_CPU_CLOCK_DIVEDE_SETTING_ATB_DIV_BITWIDTH 4
// Frequency_GPU Register
#define PMU_FREQUENCY_GPU_OFS                    0x00004408
// Frequency_GPU bitfiled (RW) Reset=0
#define PMU_FREQUENCY_GPU_FREQUENCY_GPU_MASK     0x7
#define PMU_FREQUENCY_GPU_FREQUENCY_GPU_SHIFT    0 
#define PMU_FREQUENCY_GPU_FREQUENCY_GPU_BIT      0x7
#define PMU_FREQUENCY_GPU_FREQUENCY_GPU_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define PMU_FREQUENCY_GPU_RESERVED_MASK          0xFFF8
#define PMU_FREQUENCY_GPU_RESERVED_SHIFT         3 
#define PMU_FREQUENCY_GPU_RESERVED_BIT           0x1FFF
#define PMU_FREQUENCY_GPU_RESERVED_BITWIDTH      13
// FrequencyCTRL_GPU bitfiled (RW) Reset=0
#define PMU_FREQUENCY_GPU_FREQUENCYCTRL_GPU_MASK 0x10000
#define PMU_FREQUENCY_GPU_FREQUENCYCTRL_GPU_SHIFT 16 
#define PMU_FREQUENCY_GPU_FREQUENCYCTRL_GPU_BIT  0x1
#define PMU_FREQUENCY_GPU_FREQUENCYCTRL_GPU_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_FREQUENCY_GPU_RESERVED2_MASK         0xFFFE0000
#define PMU_FREQUENCY_GPU_RESERVED2_SHIFT        17 
#define PMU_FREQUENCY_GPU_RESERVED2_BIT          0x7FFF
#define PMU_FREQUENCY_GPU_RESERVED2_BITWIDTH     15
// Frequency_VIDEO Register
#define PMU_FREQUENCY_VIDEO_OFS                  0x0000440C
// Frequency_VIDEO bitfiled (RW) Reset=0
#define PMU_FREQUENCY_VIDEO_FREQUENCY_VIDEO_MASK 0x7
#define PMU_FREQUENCY_VIDEO_FREQUENCY_VIDEO_SHIFT 0 
#define PMU_FREQUENCY_VIDEO_FREQUENCY_VIDEO_BIT  0x7
#define PMU_FREQUENCY_VIDEO_FREQUENCY_VIDEO_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define PMU_FREQUENCY_VIDEO_RESERVED_MASK        0xFFF8
#define PMU_FREQUENCY_VIDEO_RESERVED_SHIFT       3 
#define PMU_FREQUENCY_VIDEO_RESERVED_BIT         0x1FFF
#define PMU_FREQUENCY_VIDEO_RESERVED_BITWIDTH    13
// FrequencyCTRL_VIDEO bitfiled (RW) Reset=0
#define PMU_FREQUENCY_VIDEO_FREQUENCYCTRL_VIDEO_MASK 0x10000
#define PMU_FREQUENCY_VIDEO_FREQUENCYCTRL_VIDEO_SHIFT 16 
#define PMU_FREQUENCY_VIDEO_FREQUENCYCTRL_VIDEO_BIT 0x1
#define PMU_FREQUENCY_VIDEO_FREQUENCYCTRL_VIDEO_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_FREQUENCY_VIDEO_RESERVED2_MASK       0xFFFE0000
#define PMU_FREQUENCY_VIDEO_RESERVED2_SHIFT      17 
#define PMU_FREQUENCY_VIDEO_RESERVED2_BIT        0x7FFF
#define PMU_FREQUENCY_VIDEO_RESERVED2_BITWIDTH   15
// Frequency_irecogSS Register
#define PMU_FREQUENCY_IRECOGSS_OFS               0x00004410
// Frequency_irecogSS bitfiled (RW) Reset=0
#define PMU_FREQUENCY_IRECOGSS_FREQUENCY_IRECOGSS_MASK 0x7
#define PMU_FREQUENCY_IRECOGSS_FREQUENCY_IRECOGSS_SHIFT 0 
#define PMU_FREQUENCY_IRECOGSS_FREQUENCY_IRECOGSS_BIT 0x7
#define PMU_FREQUENCY_IRECOGSS_FREQUENCY_IRECOGSS_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define PMU_FREQUENCY_IRECOGSS_RESERVED_MASK     0xFFF8
#define PMU_FREQUENCY_IRECOGSS_RESERVED_SHIFT    3 
#define PMU_FREQUENCY_IRECOGSS_RESERVED_BIT      0x1FFF
#define PMU_FREQUENCY_IRECOGSS_RESERVED_BITWIDTH 13
// FrequencyCTRL_irecogSS bitfiled (RW) Reset=0
#define PMU_FREQUENCY_IRECOGSS_FREQUENCYCTRL_IRECOGSS_MASK 0x10000
#define PMU_FREQUENCY_IRECOGSS_FREQUENCYCTRL_IRECOGSS_SHIFT 16 
#define PMU_FREQUENCY_IRECOGSS_FREQUENCYCTRL_IRECOGSS_BIT 0x1
#define PMU_FREQUENCY_IRECOGSS_FREQUENCYCTRL_IRECOGSS_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_FREQUENCY_IRECOGSS_RESERVED2_MASK    0xFFFE0000
#define PMU_FREQUENCY_IRECOGSS_RESERVED2_SHIFT   17 
#define PMU_FREQUENCY_IRECOGSS_RESERVED2_BIT     0x7FFF
#define PMU_FREQUENCY_IRECOGSS_RESERVED2_BITWIDTH 15
// AUDIO_CLOCK_0 Register
#define PMU_AUDIO_CLOCK_0_OFS                    0x00004480
// Frequency_io_AMCLKO_o bitfiled (RW) Reset=0
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_MASK 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_SHIFT 0 
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_BIT 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_IO_AMCLKO_O_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define PMU_AUDIO_CLOCK_0_RESERVED_MASK          0xC
#define PMU_AUDIO_CLOCK_0_RESERVED_SHIFT         2 
#define PMU_AUDIO_CLOCK_0_RESERVED_BIT           0x3
#define PMU_AUDIO_CLOCK_0_RESERVED_BITWIDTH      2
// Frequency_amclk_i2s bitfiled (RW) Reset=0
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_MASK 0x30
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_SHIFT 4 
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_BIT 0x3
#define PMU_AUDIO_CLOCK_0_FREQUENCY_AMCLK_I2S_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_AUDIO_CLOCK_0_RESERVED2_MASK         0xFFFFFC0
#define PMU_AUDIO_CLOCK_0_RESERVED2_SHIFT        6 
#define PMU_AUDIO_CLOCK_0_RESERVED2_BIT          0x3FFFFF
#define PMU_AUDIO_CLOCK_0_RESERVED2_BITWIDTH     22
// AudioPLL_Source bitfiled (RW) Reset=0
#define PMU_AUDIO_CLOCK_0_AUDIOPLL_SOURCE_MASK   0x10000000
#define PMU_AUDIO_CLOCK_0_AUDIOPLL_SOURCE_SHIFT  28 
#define PMU_AUDIO_CLOCK_0_AUDIOPLL_SOURCE_BIT    0x1
#define PMU_AUDIO_CLOCK_0_AUDIOPLL_SOURCE_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_AUDIO_CLOCK_0_RESERVED3_MASK         0xE0000000
#define PMU_AUDIO_CLOCK_0_RESERVED3_SHIFT        29 
#define PMU_AUDIO_CLOCK_0_RESERVED3_BIT          0x7
#define PMU_AUDIO_CLOCK_0_RESERVED3_BITWIDTH     3
// UART_CLOCK_0 Register
#define PMU_UART_CLOCK_0_OFS                     0x00004490
// uart0clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART0CLK_SEL_MASK       0x3
#define PMU_UART_CLOCK_0_UART0CLK_SEL_SHIFT      0 
#define PMU_UART_CLOCK_0_UART0CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART0CLK_SEL_BITWIDTH   2
// reserved bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED_MASK           0xC
#define PMU_UART_CLOCK_0_RESERVED_SHIFT          2 
#define PMU_UART_CLOCK_0_RESERVED_BIT            0x3
#define PMU_UART_CLOCK_0_RESERVED_BITWIDTH       2
// uart1clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART1CLK_SEL_MASK       0x70
#define PMU_UART_CLOCK_0_UART1CLK_SEL_SHIFT      4 
#define PMU_UART_CLOCK_0_UART1CLK_SEL_BIT        0x7
#define PMU_UART_CLOCK_0_UART1CLK_SEL_BITWIDTH   3
// reserved2 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED2_MASK          0x80
#define PMU_UART_CLOCK_0_RESERVED2_SHIFT         7 
#define PMU_UART_CLOCK_0_RESERVED2_BIT           0x1
#define PMU_UART_CLOCK_0_RESERVED2_BITWIDTH      1
// uart2clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART2CLK_SEL_MASK       0x300
#define PMU_UART_CLOCK_0_UART2CLK_SEL_SHIFT      8 
#define PMU_UART_CLOCK_0_UART2CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART2CLK_SEL_BITWIDTH   2
// reserved3 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED3_MASK          0xC00
#define PMU_UART_CLOCK_0_RESERVED3_SHIFT         10 
#define PMU_UART_CLOCK_0_RESERVED3_BIT           0x3
#define PMU_UART_CLOCK_0_RESERVED3_BITWIDTH      2
// uart3clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART3CLK_SEL_MASK       0x3000
#define PMU_UART_CLOCK_0_UART3CLK_SEL_SHIFT      12 
#define PMU_UART_CLOCK_0_UART3CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART3CLK_SEL_BITWIDTH   2
// reserved4 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED4_MASK          0xC000
#define PMU_UART_CLOCK_0_RESERVED4_SHIFT         14 
#define PMU_UART_CLOCK_0_RESERVED4_BIT           0x3
#define PMU_UART_CLOCK_0_RESERVED4_BITWIDTH      2
// uart4clk_sel bitfiled (RW) Reset=0
#define PMU_UART_CLOCK_0_UART4CLK_SEL_MASK       0x30000
#define PMU_UART_CLOCK_0_UART4CLK_SEL_SHIFT      16 
#define PMU_UART_CLOCK_0_UART4CLK_SEL_BIT        0x3
#define PMU_UART_CLOCK_0_UART4CLK_SEL_BITWIDTH   2
// reserved5 bitfiled (RO) Reset=0
#define PMU_UART_CLOCK_0_RESERVED5_MASK          0xFFFC0000
#define PMU_UART_CLOCK_0_RESERVED5_SHIFT         18 
#define PMU_UART_CLOCK_0_RESERVED5_BIT           0x3FFF
#define PMU_UART_CLOCK_0_RESERVED5_BITWIDTH      14
// PLLConfig_PLLCPU_0 Register
#define PMU_PLLCONFIG_PLLCPU_0_OFS               0x00004500
// PLLCPU_PD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_PD_BITWIDTH 1
// PLLCPU_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BP_BITWIDTH 1
// PLLCPU_RESET bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED_MASK     0xFF8
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED_BIT      0x1FF
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED_BITWIDTH 9
// PLLCPU_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_LFR_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED2_MASK    0x8000
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED2_SHIFT   15 
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED2_BIT     0x1
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED2_BITWIDTH 1
// PLLCPU_BCP bitfiled (RW) Reset=1110
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_BCP_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED3_MASK    0xE00000
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED3_SHIFT   21 
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED3_BIT     0x7
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED3_BITWIDTH 3
// PLLCPU_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_IVCP_BITWIDTH 3
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED4_MASK    0x8000000
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED4_SHIFT   27 
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED4_BIT     0x1
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED4_BITWIDTH 1
// PLLCPU_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_ISCP_BITWIDTH 2
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED5_MASK    0x40000000
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED5_SHIFT   30 
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLCPU_0_RESERVED5_BITWIDTH 1
// PLLCPU_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLCPU_0_PLLCPU_SWEN_BITWIDTH 1
// PLLConfig_PLLCPU_1 Register
#define PMU_PLLCONFIG_PLLCPU_1_OFS               0x00004504
// PLLCPU_ND bitfiled (RW) Reset=10111
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_ND_MASK    0x7F
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_ND_SHIFT   0 
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_ND_BIT     0x7F
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_ND_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED_BITWIDTH 1
// PLLCPU_PRD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PRD_MASK   0x1F00
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PRD_SHIFT  8 
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PRD_BIT    0x1F
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PRD_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED2_BITWIDTH 3
// PLLCPU_PSD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PSD_MASK   0xF0000
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PSD_SHIFT  16 
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PSD_BIT    0xF
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_PSD_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED3_MASK    0xFF00000
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED3_SHIFT   20 
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED3_BIT     0xFF
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED3_BITWIDTH 8
// PLLCPU_FSEL bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_FSEL_MASK  0x10000000
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_FSEL_SHIFT 28 
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_FSEL_BIT   0x1
#define PMU_PLLCONFIG_PLLCPU_1_PLLCPU_FSEL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED4_MASK    0xE0000000
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED4_SHIFT   29 
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLCPU_1_RESERVED4_BITWIDTH 3
// PLLConfig_PLLETH_0 Register
#define PMU_PLLCONFIG_PLLETH_0_OFS               0x00004520
// PLLETH_PD bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_PD_BITWIDTH 1
// PLLETH_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BP_BITWIDTH 1
// PLLETH_RESET bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED_MASK     0xF8
#define PMU_PLLCONFIG_PLLETH_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED_BIT      0x1F
#define PMU_PLLCONFIG_PLLETH_0_RESERVED_BITWIDTH 5
// PLLETH_OSW bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_OSW_MASK   0x300
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_OSW_SHIFT  8 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_OSW_BIT    0x3
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_OSW_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED2_MASK    0xC00
#define PMU_PLLCONFIG_PLLETH_0_RESERVED2_SHIFT   10 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED2_BIT     0x3
#define PMU_PLLCONFIG_PLLETH_0_RESERVED2_BITWIDTH 2
// PLLETH_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_LFR_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED3_MASK    0x8000
#define PMU_PLLCONFIG_PLLETH_0_RESERVED3_SHIFT   15 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED3_BIT     0x1
#define PMU_PLLCONFIG_PLLETH_0_RESERVED3_BITWIDTH 1
// PLLETH_BCP bitfiled (RW) Reset=1001
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_BCP_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED4_MASK    0xE00000
#define PMU_PLLCONFIG_PLLETH_0_RESERVED4_SHIFT   21 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLETH_0_RESERVED4_BITWIDTH 3
// PLLETH_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_IVCP_BITWIDTH 3
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED5_MASK    0x8000000
#define PMU_PLLCONFIG_PLLETH_0_RESERVED5_SHIFT   27 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLETH_0_RESERVED5_BITWIDTH 1
// PLLETH_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_ISCP_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_RESERVED6_MASK    0x40000000
#define PMU_PLLCONFIG_PLLETH_0_RESERVED6_SHIFT   30 
#define PMU_PLLCONFIG_PLLETH_0_RESERVED6_BIT     0x1
#define PMU_PLLCONFIG_PLLETH_0_RESERVED6_BITWIDTH 1
// PLLETH_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLETH_0_PLLETH_SWEN_BITWIDTH 1
// PLLConfig_PLLETH_1 Register
#define PMU_PLLCONFIG_PLLETH_1_OFS               0x00004524
// PLLETH_ND bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_ND_MASK    0x7F
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_ND_SHIFT   0 
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_ND_BIT     0x7F
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_ND_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_1_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLETH_1_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLETH_1_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLETH_1_RESERVED_BITWIDTH 1
// PLLETH_PRD bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRD_MASK   0x1F00
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRD_SHIFT  8 
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRD_BIT    0x1F
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRD_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLETH_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLETH_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLETH_1_RESERVED2_BITWIDTH 3
// PLLETH_PSD bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PSD_MASK   0xF0000
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PSD_SHIFT  16 
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PSD_BIT    0xF
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PSD_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_1_RESERVED3_MASK    0xF00000
#define PMU_PLLCONFIG_PLLETH_1_RESERVED3_SHIFT   20 
#define PMU_PLLCONFIG_PLLETH_1_RESERVED3_BIT     0xF
#define PMU_PLLCONFIG_PLLETH_1_RESERVED3_BITWIDTH 4
// PLLETH_PRESCL bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRESCL_MASK 0x1000000
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRESCL_SHIFT 24 
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRESCL_BIT 0x1
#define PMU_PLLCONFIG_PLLETH_1_PLLETH_PRESCL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLETH_1_RESERVED4_MASK    0xFE000000
#define PMU_PLLCONFIG_PLLETH_1_RESERVED4_SHIFT   25 
#define PMU_PLLCONFIG_PLLETH_1_RESERVED4_BIT     0x7F
#define PMU_PLLCONFIG_PLLETH_1_RESERVED4_BITWIDTH 7
// PLLConfig_PLLDSI_0 Register
#define PMU_PLLCONFIG_PLLDSI_0_OFS               0x00004530
// PLLDSI_PD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_PD_BITWIDTH 1
// PLLDSI_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BP_BITWIDTH 1
// PLLDSI_RESET bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED_MASK     0xF8
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED_BIT      0x1F
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED_BITWIDTH 5
// PLLDSI_OSW bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_OSW_MASK   0x300
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_OSW_SHIFT  8 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_OSW_BIT    0x3
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_OSW_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED2_MASK    0xC00
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED2_SHIFT   10 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED2_BIT     0x3
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED2_BITWIDTH 2
// PLLDSI_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_LFR_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED3_MASK    0x8000
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED3_SHIFT   15 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED3_BIT     0x1
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED3_BITWIDTH 1
// PLLDSI_BCP bitfiled (RW) Reset=10101
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_BCP_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED4_MASK    0xE00000
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED4_SHIFT   21 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED4_BITWIDTH 3
// PLLDSI_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_IVCP_BITWIDTH 3
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED5_MASK    0x8000000
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED5_SHIFT   27 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED5_BITWIDTH 1
// PLLDSI_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_ISCP_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED6_MASK    0x40000000
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED6_SHIFT   30 
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED6_BIT     0x1
#define PMU_PLLCONFIG_PLLDSI_0_RESERVED6_BITWIDTH 1
// PLLDSI_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLDSI_0_PLLDSI_SWEN_BITWIDTH 1
// PLLConfig_PLLDSI_1 Register
#define PMU_PLLCONFIG_PLLDSI_1_OFS               0x00004534
// PLLDSI_ND bitfiled (RW) Reset=1101011
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_ND_MASK    0x7F
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_ND_SHIFT   0 
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_ND_BIT     0x7F
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_ND_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED_BITWIDTH 1
// PLLDSI_PRD bitfiled (RW) Reset=100
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRD_MASK   0x1F00
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRD_SHIFT  8 
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRD_BIT    0x1F
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRD_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED2_BITWIDTH 3
// PLLDSI_PSD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PSD_MASK   0xF0000
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PSD_SHIFT  16 
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PSD_BIT    0xF
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PSD_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED3_MASK    0xF00000
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED3_SHIFT   20 
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED3_BIT     0xF
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED3_BITWIDTH 4
// PLLDSI_PRESCL bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRESCL_MASK 0x1000000
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRESCL_SHIFT 24 
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRESCL_BIT 0x1
#define PMU_PLLCONFIG_PLLDSI_1_PLLDSI_PRESCL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED4_MASK    0xFE000000
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED4_SHIFT   25 
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED4_BIT     0x7F
#define PMU_PLLCONFIG_PLLDSI_1_RESERVED4_BITWIDTH 7
// PLLConfig_PLLI2S_0 Register
#define PMU_PLLCONFIG_PLLI2S_0_OFS               0x00004580
// PLLI2S_PD bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_MASK    0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_SHIFT   0 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_PD_BITWIDTH 1
// PLLI2S_BP bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_MASK    0x2
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_SHIFT   1 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BP_BITWIDTH 1
// PLLI2S_RESET bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_MASK 0x4
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_SHIFT 2 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_BIT  0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_MASK     0xF8
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_SHIFT    3 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_BIT      0x1F
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED_BITWIDTH 5
// PLLI2S_OSW bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_MASK   0x300
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_SHIFT  8 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_BIT    0x3
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_OSW_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_MASK    0xC00
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_SHIFT   10 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_BIT     0x3
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED2_BITWIDTH 2
// PLLI2S_LFR bitfiled (RW) Reset=11
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_MASK   0x7000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_SHIFT  12 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_BIT    0x7
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_LFR_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_MASK    0x8000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_SHIFT   15 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED3_BITWIDTH 1
// PLLI2S_BCP bitfiled (RW) Reset=1000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_MASK   0x1F0000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_SHIFT  16 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_BIT    0x1F
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_BCP_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_MASK    0xE00000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_SHIFT   21 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED4_BITWIDTH 3
// PLLI2S_IVCP bitfiled (RW) Reset=111
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_MASK  0x7000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_SHIFT 24 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_BIT   0x7
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_IVCP_BITWIDTH 3
// reserved5 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_MASK    0x8000000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_SHIFT   27 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED5_BITWIDTH 1
// PLLI2S_ISCP bitfiled (RW) Reset=10
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_MASK  0x30000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_SHIFT 28 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_BIT   0x3
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_ISCP_BITWIDTH 2
// reserved6 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_MASK    0x40000000
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_SHIFT   30 
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_0_RESERVED6_BITWIDTH 1
// PLLI2S_SWEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_MASK  0x80000000
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_SHIFT 31 
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_BIT   0x1
#define PMU_PLLCONFIG_PLLI2S_0_PLLI2S_SWEN_BITWIDTH 1
// PLLConfig_PLLI2S_1 Register
#define PMU_PLLCONFIG_PLLI2S_1_OFS               0x00004584
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_MASK     0xFF
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_SHIFT    0 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_BIT      0xFF
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED_BITWIDTH 8
// PLLI2S_REFDIV bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_MASK 0x1F00
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_BIT 0x1F
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_REFDIV_BITWIDTH 5
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_MASK    0xE000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_SHIFT   13 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED2_BITWIDTH 3
// PLLI2S_OUTDIV bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_MASK 0x1F0000
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_BIT 0x1F
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_OUTDIV_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_MASK    0xE00000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_SHIFT   21 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_BIT     0x7
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED3_BITWIDTH 3
// PLLI2S_PRESCL bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_MASK 0x1000000
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_SHIFT 24 
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_1_PLLI2S_PRESCL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_MASK    0xFE000000
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_SHIFT   25 
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_BIT     0x7F
#define PMU_PLLCONFIG_PLLI2S_1_RESERVED4_BITWIDTH 7
// PLLConfig_PLLI2S_2 Register
#define PMU_PLLCONFIG_PLLI2S_2_OFS               0x00004588
// PLLI2S_INTE bitfiled (RW) Reset=11101
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_MASK  0x3F
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_SHIFT 0 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_BIT   0x3F
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_INTE_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_MASK     0xC0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_SHIFT    6 
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_BIT      0x3
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED_BITWIDTH 2
// PLLI2S_DITHEN bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_MASK 0x100
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_DITHEN_BITWIDTH 1
// PLLI2S_SSCEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_MASK 0x200
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_SHIFT 9 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_BIT  0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_SSCEN_BITWIDTH 1
// PLLI2S_MODTYPE bitfiled (RW) Reset=1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_MASK 0x400
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_SHIFT 10 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_BIT 0x1
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_MODTYPE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_MASK    0xF800
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_SHIFT   11 
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_BIT     0x1F
#define PMU_PLLCONFIG_PLLI2S_2_RESERVED2_BITWIDTH 5
// PLLI2S_NUME bitfiled (RW) Reset=11111011100000
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_MASK  0xFFFF0000
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_BIT   0xFFFF
#define PMU_PLLCONFIG_PLLI2S_2_PLLI2S_NUME_BITWIDTH 16
// PLLConfig_PLLI2S_3 Register
#define PMU_PLLCONFIG_PLLI2S_3_OFS               0x0000458C
// PLLI2S_TRLEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_MASK 0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_SHIFT 0 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_BIT  0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_TRLEN_BITWIDTH 7
// reserved bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_MASK     0x80
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_SHIFT    7 
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_BIT      0x1
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED_BITWIDTH 1
// PLLI2S_FNLEN bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_MASK 0x7F00
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_SHIFT 8 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_BIT  0x7F
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_FNLEN_BITWIDTH 7
// reserved2 bitfiled (RO) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_MASK    0x8000
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_SHIFT   15 
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_BIT     0x1
#define PMU_PLLCONFIG_PLLI2S_3_RESERVED2_BITWIDTH 1
// PLLI2S_DSFT bitfiled (RW) Reset=0
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_MASK  0xFFFF0000
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_SHIFT 16 
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_BIT   0xFFFF
#define PMU_PLLCONFIG_PLLI2S_3_PLLI2S_DSFT_BITWIDTH 16
// SeqStatus_DFS_GPU Register
#define PMU_SEQSTATUS_DFS_GPU_OFS                0x00005208
// SeqStatus_DFS_GPU bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_DFS_GPU_SEQSTATUS_DFS_GPU_MASK 0x1
#define PMU_SEQSTATUS_DFS_GPU_SEQSTATUS_DFS_GPU_SHIFT 0 
#define PMU_SEQSTATUS_DFS_GPU_SEQSTATUS_DFS_GPU_BIT 0x1
#define PMU_SEQSTATUS_DFS_GPU_SEQSTATUS_DFS_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_DFS_GPU_RESERVED_MASK      0xFFFFFFFE
#define PMU_SEQSTATUS_DFS_GPU_RESERVED_SHIFT     1 
#define PMU_SEQSTATUS_DFS_GPU_RESERVED_BIT       0x7FFFFFFF
#define PMU_SEQSTATUS_DFS_GPU_RESERVED_BITWIDTH  31
// SeqStatus_DFS_VIDEO Register
#define PMU_SEQSTATUS_DFS_VIDEO_OFS              0x0000520C
// SeqStatus_DFS_VIDEO bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_DFS_VIDEO_SEQSTATUS_DFS_VIDEO_MASK 0x1
#define PMU_SEQSTATUS_DFS_VIDEO_SEQSTATUS_DFS_VIDEO_SHIFT 0 
#define PMU_SEQSTATUS_DFS_VIDEO_SEQSTATUS_DFS_VIDEO_BIT 0x1
#define PMU_SEQSTATUS_DFS_VIDEO_SEQSTATUS_DFS_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_DFS_VIDEO_RESERVED_MASK    0xFFFFFFFE
#define PMU_SEQSTATUS_DFS_VIDEO_RESERVED_SHIFT   1 
#define PMU_SEQSTATUS_DFS_VIDEO_RESERVED_BIT     0x7FFFFFFF
#define PMU_SEQSTATUS_DFS_VIDEO_RESERVED_BITWIDTH 31
// SeqStatus_DFS_irecogSS Register
#define PMU_SEQSTATUS_DFS_IRECOGSS_OFS           0x00005210
// SeqStatus_DFS_irecogSS bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_DFS_IRECOGSS_SEQSTATUS_DFS_IRECOGSS_MASK 0x1
#define PMU_SEQSTATUS_DFS_IRECOGSS_SEQSTATUS_DFS_IRECOGSS_SHIFT 0 
#define PMU_SEQSTATUS_DFS_IRECOGSS_SEQSTATUS_DFS_IRECOGSS_BIT 0x1
#define PMU_SEQSTATUS_DFS_IRECOGSS_SEQSTATUS_DFS_IRECOGSS_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_DFS_IRECOGSS_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_DFS_IRECOGSS_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_DFS_IRECOGSS_RESERVED_BIT  0x7FFFFFFF
#define PMU_SEQSTATUS_DFS_IRECOGSS_RESERVED_BITWIDTH 31
// SeqStatus_PowerOn_TOP Register
#define PMU_SEQSTATUS_POWERON_TOP_OFS            0x00005300
// SeqStatus_PowerOn_TOP bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWERON_TOP_SEQSTATUS_POWERON_TOP_MASK 0x1
#define PMU_SEQSTATUS_POWERON_TOP_SEQSTATUS_POWERON_TOP_SHIFT 0 
#define PMU_SEQSTATUS_POWERON_TOP_SEQSTATUS_POWERON_TOP_BIT 0x1
#define PMU_SEQSTATUS_POWERON_TOP_SEQSTATUS_POWERON_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWERON_TOP_RESERVED_MASK  0xFFFFFFFE
#define PMU_SEQSTATUS_POWERON_TOP_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWERON_TOP_RESERVED_BIT   0x7FFFFFFF
#define PMU_SEQSTATUS_POWERON_TOP_RESERVED_BITWIDTH 31
// SeqStatus_PowerOn_CPU Register
#define PMU_SEQSTATUS_POWERON_CPU_OFS            0x00005304
// SeqStatus_PowerOn_CPU bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWERON_CPU_SEQSTATUS_POWERON_CPU_MASK 0x1
#define PMU_SEQSTATUS_POWERON_CPU_SEQSTATUS_POWERON_CPU_SHIFT 0 
#define PMU_SEQSTATUS_POWERON_CPU_SEQSTATUS_POWERON_CPU_BIT 0x1
#define PMU_SEQSTATUS_POWERON_CPU_SEQSTATUS_POWERON_CPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWERON_CPU_RESERVED_MASK  0xFFFFFFFE
#define PMU_SEQSTATUS_POWERON_CPU_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWERON_CPU_RESERVED_BIT   0x7FFFFFFF
#define PMU_SEQSTATUS_POWERON_CPU_RESERVED_BITWIDTH 31
// SeqStatus_PowerOn_GPU Register
#define PMU_SEQSTATUS_POWERON_GPU_OFS            0x00005308
// SeqStatus_PowerOn_GPU bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWERON_GPU_SEQSTATUS_POWERON_GPU_MASK 0x1
#define PMU_SEQSTATUS_POWERON_GPU_SEQSTATUS_POWERON_GPU_SHIFT 0 
#define PMU_SEQSTATUS_POWERON_GPU_SEQSTATUS_POWERON_GPU_BIT 0x1
#define PMU_SEQSTATUS_POWERON_GPU_SEQSTATUS_POWERON_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWERON_GPU_RESERVED_MASK  0xFFFFFFFE
#define PMU_SEQSTATUS_POWERON_GPU_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWERON_GPU_RESERVED_BIT   0x7FFFFFFF
#define PMU_SEQSTATUS_POWERON_GPU_RESERVED_BITWIDTH 31
// SeqStatus_PowerOn_VIDEO Register
#define PMU_SEQSTATUS_POWERON_VIDEO_OFS          0x0000530C
// SeqStatus_PowerOn_VIDEO bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWERON_VIDEO_SEQSTATUS_POWERON_VIDEO_MASK 0x1
#define PMU_SEQSTATUS_POWERON_VIDEO_SEQSTATUS_POWERON_VIDEO_SHIFT 0 
#define PMU_SEQSTATUS_POWERON_VIDEO_SEQSTATUS_POWERON_VIDEO_BIT 0x1
#define PMU_SEQSTATUS_POWERON_VIDEO_SEQSTATUS_POWERON_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWERON_VIDEO_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_POWERON_VIDEO_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWERON_VIDEO_RESERVED_BIT 0x7FFFFFFF
#define PMU_SEQSTATUS_POWERON_VIDEO_RESERVED_BITWIDTH 31
// SeqStatus_PowerOff_TOP Register
#define PMU_SEQSTATUS_POWEROFF_TOP_OFS           0x00005400
// SeqStatus_PowerOff_TOP bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWEROFF_TOP_SEQSTATUS_POWEROFF_TOP_MASK 0x1
#define PMU_SEQSTATUS_POWEROFF_TOP_SEQSTATUS_POWEROFF_TOP_SHIFT 0 
#define PMU_SEQSTATUS_POWEROFF_TOP_SEQSTATUS_POWEROFF_TOP_BIT 0x1
#define PMU_SEQSTATUS_POWEROFF_TOP_SEQSTATUS_POWEROFF_TOP_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWEROFF_TOP_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_POWEROFF_TOP_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWEROFF_TOP_RESERVED_BIT  0x7FFFFFFF
#define PMU_SEQSTATUS_POWEROFF_TOP_RESERVED_BITWIDTH 31
// SeqStatus_PowerOff_CPU Register
#define PMU_SEQSTATUS_POWEROFF_CPU_OFS           0x00005404
// SeqStatus_PowerOff_CPU bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWEROFF_CPU_SEQSTATUS_POWEROFF_CPU_MASK 0x1
#define PMU_SEQSTATUS_POWEROFF_CPU_SEQSTATUS_POWEROFF_CPU_SHIFT 0 
#define PMU_SEQSTATUS_POWEROFF_CPU_SEQSTATUS_POWEROFF_CPU_BIT 0x1
#define PMU_SEQSTATUS_POWEROFF_CPU_SEQSTATUS_POWEROFF_CPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWEROFF_CPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_POWEROFF_CPU_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWEROFF_CPU_RESERVED_BIT  0x7FFFFFFF
#define PMU_SEQSTATUS_POWEROFF_CPU_RESERVED_BITWIDTH 31
// SeqStatus_PowerOff_GPU Register
#define PMU_SEQSTATUS_POWEROFF_GPU_OFS           0x00005408
// SeqStatus_PowerOff_GPU bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWEROFF_GPU_SEQSTATUS_POWEROFF_GPU_MASK 0x1
#define PMU_SEQSTATUS_POWEROFF_GPU_SEQSTATUS_POWEROFF_GPU_SHIFT 0 
#define PMU_SEQSTATUS_POWEROFF_GPU_SEQSTATUS_POWEROFF_GPU_BIT 0x1
#define PMU_SEQSTATUS_POWEROFF_GPU_SEQSTATUS_POWEROFF_GPU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWEROFF_GPU_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_POWEROFF_GPU_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWEROFF_GPU_RESERVED_BIT  0x7FFFFFFF
#define PMU_SEQSTATUS_POWEROFF_GPU_RESERVED_BITWIDTH 31
// SeqStatus_PowerOff_VIDEO Register
#define PMU_SEQSTATUS_POWEROFF_VIDEO_OFS         0x0000540C
// SeqStatus_PowerOff_VIDEO bitfiled (RW) Reset=0
#define PMU_SEQSTATUS_POWEROFF_VIDEO_SEQSTATUS_POWEROFF_VIDEO_MASK 0x1
#define PMU_SEQSTATUS_POWEROFF_VIDEO_SEQSTATUS_POWEROFF_VIDEO_SHIFT 0 
#define PMU_SEQSTATUS_POWEROFF_VIDEO_SEQSTATUS_POWEROFF_VIDEO_BIT 0x1
#define PMU_SEQSTATUS_POWEROFF_VIDEO_SEQSTATUS_POWEROFF_VIDEO_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_SEQSTATUS_POWEROFF_VIDEO_RESERVED_MASK 0xFFFFFFFE
#define PMU_SEQSTATUS_POWEROFF_VIDEO_RESERVED_SHIFT 1 
#define PMU_SEQSTATUS_POWEROFF_VIDEO_RESERVED_BIT 0x7FFFFFFF
#define PMU_SEQSTATUS_POWEROFF_VIDEO_RESERVED_BITWIDTH 31
// Status_PswAck Register
#define PMU_STATUS_PSWACK_OFS                    0x00005700
// reserved bitfiled (RO) Reset=0
#define PMU_STATUS_PSWACK_RESERVED_MASK          0x3
#define PMU_STATUS_PSWACK_RESERVED_SHIFT         0 
#define PMU_STATUS_PSWACK_RESERVED_BIT           0x3
#define PMU_STATUS_PSWACK_RESERVED_BITWIDTH      2
// Status_PswAck_GPU bitfiled (RO) Reset=0
#define PMU_STATUS_PSWACK_STATUS_PSWACK_GPU_MASK 0x4
#define PMU_STATUS_PSWACK_STATUS_PSWACK_GPU_SHIFT 2 
#define PMU_STATUS_PSWACK_STATUS_PSWACK_GPU_BIT  0x1
#define PMU_STATUS_PSWACK_STATUS_PSWACK_GPU_BITWIDTH 1
// Status_PswAck_VIDEO bitfiled (RO) Reset=0
#define PMU_STATUS_PSWACK_STATUS_PSWACK_VIDEO_MASK 0x8
#define PMU_STATUS_PSWACK_STATUS_PSWACK_VIDEO_SHIFT 3 
#define PMU_STATUS_PSWACK_STATUS_PSWACK_VIDEO_BIT 0x1
#define PMU_STATUS_PSWACK_STATUS_PSWACK_VIDEO_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_STATUS_PSWACK_RESERVED2_MASK         0xFFFFFFF0
#define PMU_STATUS_PSWACK_RESERVED2_SHIFT        4 
#define PMU_STATUS_PSWACK_RESERVED2_BIT          0xFFFFFFF
#define PMU_STATUS_PSWACK_RESERVED2_BITWIDTH     28
// ModeStatus_WatchdogTimer Register
#define PMU_MODESTATUS_WATCHDOGTIMER_OFS         0x00005780
// WatchdogTimerFlag_cpu bitfiled (RO) Reset=11
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_MASK 0x3
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_SHIFT 0 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_BIT 0x3
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_CPU_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_MASK 0xFC
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_SHIFT 2 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_BIT 0x3F
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED_BITWIDTH 6
// WatchdogTimerFlag_timer bitfiled (RO) Reset=1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_MASK 0x100
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_SHIFT 8 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_BIT 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_TIMER_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_MASK 0xE00
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_SHIFT 9 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_BIT 0x7
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED2_BITWIDTH 3
// WatchdogTimerFlag_stimer bitfiled (RO) Reset=1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_MASK 0x1000
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_SHIFT 12 
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_BIT 0x1
#define PMU_MODESTATUS_WATCHDOGTIMER_WATCHDOGTIMERFLAG_STIMER_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_MASK 0xFFFFE000
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_SHIFT 13 
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_BIT 0x7FFFF
#define PMU_MODESTATUS_WATCHDOGTIMER_RESERVED3_BITWIDTH 19
// Status_Interrupt Register
#define PMU_STATUS_INTERRUPT_OFS                 0x00005790
// Status_irq_pmu bitfiled (RW) Reset=0
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_MASK 0x1
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_SHIFT 0 
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_BIT  0x1
#define PMU_STATUS_INTERRUPT_STATUS_IRQ_PMU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_STATUS_INTERRUPT_RESERVED_MASK       0xFFFFFFFE
#define PMU_STATUS_INTERRUPT_RESERVED_SHIFT      1 
#define PMU_STATUS_INTERRUPT_RESERVED_BIT        0x7FFFFFFF
#define PMU_STATUS_INTERRUPT_RESERVED_BITWIDTH   31
// Mask_Interrupt Register
#define PMU_MASK_INTERRUPT_OFS                   0x00005794
// Mask_irq_pmu bitfiled (RW) Reset=0
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_MASK     0x1
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_SHIFT    0 
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_BIT      0x1
#define PMU_MASK_INTERRUPT_MASK_IRQ_PMU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define PMU_MASK_INTERRUPT_RESERVED_MASK         0xFFFFFFFE
#define PMU_MASK_INTERRUPT_RESERVED_SHIFT        1 
#define PMU_MASK_INTERRUPT_RESERVED_BIT          0x7FFFFFFF
#define PMU_MASK_INTERRUPT_RESERVED_BITWIDTH     31
// EFUSE_0 Register
#define PMU_EFUSE_0_OFS                          0x00006100
// efuse_e0000 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0000_MASK             0x1
#define PMU_EFUSE_0_EFUSE_E0000_SHIFT            0 
#define PMU_EFUSE_0_EFUSE_E0000_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0000_BITWIDTH         1
// efuse_e0001 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0001_MASK             0x2
#define PMU_EFUSE_0_EFUSE_E0001_SHIFT            1 
#define PMU_EFUSE_0_EFUSE_E0001_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0001_BITWIDTH         1
// efuse_e0002 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0002_MASK             0x4
#define PMU_EFUSE_0_EFUSE_E0002_SHIFT            2 
#define PMU_EFUSE_0_EFUSE_E0002_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0002_BITWIDTH         1
// efuse_e0003 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0003_MASK             0x8
#define PMU_EFUSE_0_EFUSE_E0003_SHIFT            3 
#define PMU_EFUSE_0_EFUSE_E0003_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0003_BITWIDTH         1
// efuse_e0004 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0004_MASK             0x10
#define PMU_EFUSE_0_EFUSE_E0004_SHIFT            4 
#define PMU_EFUSE_0_EFUSE_E0004_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0004_BITWIDTH         1
// efuse_e0005 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0005_MASK             0x20
#define PMU_EFUSE_0_EFUSE_E0005_SHIFT            5 
#define PMU_EFUSE_0_EFUSE_E0005_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0005_BITWIDTH         1
// efuse_e0006 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0006_MASK             0x40
#define PMU_EFUSE_0_EFUSE_E0006_SHIFT            6 
#define PMU_EFUSE_0_EFUSE_E0006_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0006_BITWIDTH         1
// efuse_e0007 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0007_MASK             0x80
#define PMU_EFUSE_0_EFUSE_E0007_SHIFT            7 
#define PMU_EFUSE_0_EFUSE_E0007_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0007_BITWIDTH         1
// efuse_e0008 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0008_MASK             0x100
#define PMU_EFUSE_0_EFUSE_E0008_SHIFT            8 
#define PMU_EFUSE_0_EFUSE_E0008_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0008_BITWIDTH         1
// efuse_e0009 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0009_MASK             0x200
#define PMU_EFUSE_0_EFUSE_E0009_SHIFT            9 
#define PMU_EFUSE_0_EFUSE_E0009_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0009_BITWIDTH         1
// efuse_e0010 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0010_MASK             0x400
#define PMU_EFUSE_0_EFUSE_E0010_SHIFT            10 
#define PMU_EFUSE_0_EFUSE_E0010_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0010_BITWIDTH         1
// efuse_e0011 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0011_MASK             0x800
#define PMU_EFUSE_0_EFUSE_E0011_SHIFT            11 
#define PMU_EFUSE_0_EFUSE_E0011_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0011_BITWIDTH         1
// efuse_e0012 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0012_MASK             0x1000
#define PMU_EFUSE_0_EFUSE_E0012_SHIFT            12 
#define PMU_EFUSE_0_EFUSE_E0012_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0012_BITWIDTH         1
// efuse_e0013 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0013_MASK             0x2000
#define PMU_EFUSE_0_EFUSE_E0013_SHIFT            13 
#define PMU_EFUSE_0_EFUSE_E0013_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0013_BITWIDTH         1
// efuse_e0014 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0014_MASK             0x4000
#define PMU_EFUSE_0_EFUSE_E0014_SHIFT            14 
#define PMU_EFUSE_0_EFUSE_E0014_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0014_BITWIDTH         1
// efuse_e0015 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0015_MASK             0x8000
#define PMU_EFUSE_0_EFUSE_E0015_SHIFT            15 
#define PMU_EFUSE_0_EFUSE_E0015_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0015_BITWIDTH         1
// efuse_e0016 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0016_MASK             0x10000
#define PMU_EFUSE_0_EFUSE_E0016_SHIFT            16 
#define PMU_EFUSE_0_EFUSE_E0016_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0016_BITWIDTH         1
// efuse_e0017 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0017_MASK             0x20000
#define PMU_EFUSE_0_EFUSE_E0017_SHIFT            17 
#define PMU_EFUSE_0_EFUSE_E0017_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0017_BITWIDTH         1
// efuse_e0018 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0018_MASK             0x40000
#define PMU_EFUSE_0_EFUSE_E0018_SHIFT            18 
#define PMU_EFUSE_0_EFUSE_E0018_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0018_BITWIDTH         1
// efuse_e0019 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0019_MASK             0x80000
#define PMU_EFUSE_0_EFUSE_E0019_SHIFT            19 
#define PMU_EFUSE_0_EFUSE_E0019_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0019_BITWIDTH         1
// efuse_e0020 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0020_MASK             0x100000
#define PMU_EFUSE_0_EFUSE_E0020_SHIFT            20 
#define PMU_EFUSE_0_EFUSE_E0020_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0020_BITWIDTH         1
// efuse_e0021 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0021_MASK             0x200000
#define PMU_EFUSE_0_EFUSE_E0021_SHIFT            21 
#define PMU_EFUSE_0_EFUSE_E0021_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0021_BITWIDTH         1
// efuse_e0022 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0022_MASK             0x400000
#define PMU_EFUSE_0_EFUSE_E0022_SHIFT            22 
#define PMU_EFUSE_0_EFUSE_E0022_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0022_BITWIDTH         1
// efuse_e0023 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0023_MASK             0x800000
#define PMU_EFUSE_0_EFUSE_E0023_SHIFT            23 
#define PMU_EFUSE_0_EFUSE_E0023_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0023_BITWIDTH         1
// efuse_e0024 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0024_MASK             0x1000000
#define PMU_EFUSE_0_EFUSE_E0024_SHIFT            24 
#define PMU_EFUSE_0_EFUSE_E0024_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0024_BITWIDTH         1
// efuse_e0025 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0025_MASK             0x2000000
#define PMU_EFUSE_0_EFUSE_E0025_SHIFT            25 
#define PMU_EFUSE_0_EFUSE_E0025_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0025_BITWIDTH         1
// efuse_e0026 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0026_MASK             0x4000000
#define PMU_EFUSE_0_EFUSE_E0026_SHIFT            26 
#define PMU_EFUSE_0_EFUSE_E0026_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0026_BITWIDTH         1
// efuse_e0027 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0027_MASK             0x8000000
#define PMU_EFUSE_0_EFUSE_E0027_SHIFT            27 
#define PMU_EFUSE_0_EFUSE_E0027_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0027_BITWIDTH         1
// efuse_e0028 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0028_MASK             0x10000000
#define PMU_EFUSE_0_EFUSE_E0028_SHIFT            28 
#define PMU_EFUSE_0_EFUSE_E0028_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0028_BITWIDTH         1
// efuse_e0029 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0029_MASK             0x20000000
#define PMU_EFUSE_0_EFUSE_E0029_SHIFT            29 
#define PMU_EFUSE_0_EFUSE_E0029_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0029_BITWIDTH         1
// efuse_e0030 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0030_MASK             0x40000000
#define PMU_EFUSE_0_EFUSE_E0030_SHIFT            30 
#define PMU_EFUSE_0_EFUSE_E0030_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0030_BITWIDTH         1
// efuse_e0031 bitfiled (RO) Reset=0
#define PMU_EFUSE_0_EFUSE_E0031_MASK             0x80000000
#define PMU_EFUSE_0_EFUSE_E0031_SHIFT            31 
#define PMU_EFUSE_0_EFUSE_E0031_BIT              0x1
#define PMU_EFUSE_0_EFUSE_E0031_BITWIDTH         1
// EFUSE_1 Register
#define PMU_EFUSE_1_OFS                          0x00006104
// efuse_e0100 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0100_MASK             0x1
#define PMU_EFUSE_1_EFUSE_E0100_SHIFT            0 
#define PMU_EFUSE_1_EFUSE_E0100_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0100_BITWIDTH         1
// efuse_e0101 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0101_MASK             0x2
#define PMU_EFUSE_1_EFUSE_E0101_SHIFT            1 
#define PMU_EFUSE_1_EFUSE_E0101_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0101_BITWIDTH         1
// efuse_e0102 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0102_MASK             0x4
#define PMU_EFUSE_1_EFUSE_E0102_SHIFT            2 
#define PMU_EFUSE_1_EFUSE_E0102_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0102_BITWIDTH         1
// efuse_e0103 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0103_MASK             0x8
#define PMU_EFUSE_1_EFUSE_E0103_SHIFT            3 
#define PMU_EFUSE_1_EFUSE_E0103_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0103_BITWIDTH         1
// efuse_e0104 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0104_MASK             0x10
#define PMU_EFUSE_1_EFUSE_E0104_SHIFT            4 
#define PMU_EFUSE_1_EFUSE_E0104_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0104_BITWIDTH         1
// efuse_e0105 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0105_MASK             0x20
#define PMU_EFUSE_1_EFUSE_E0105_SHIFT            5 
#define PMU_EFUSE_1_EFUSE_E0105_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0105_BITWIDTH         1
// efuse_e0106 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0106_MASK             0x40
#define PMU_EFUSE_1_EFUSE_E0106_SHIFT            6 
#define PMU_EFUSE_1_EFUSE_E0106_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0106_BITWIDTH         1
// efuse_e0107 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0107_MASK             0x80
#define PMU_EFUSE_1_EFUSE_E0107_SHIFT            7 
#define PMU_EFUSE_1_EFUSE_E0107_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0107_BITWIDTH         1
// efuse_e0108 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0108_MASK             0x100
#define PMU_EFUSE_1_EFUSE_E0108_SHIFT            8 
#define PMU_EFUSE_1_EFUSE_E0108_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0108_BITWIDTH         1
// efuse_e0109 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0109_MASK             0x200
#define PMU_EFUSE_1_EFUSE_E0109_SHIFT            9 
#define PMU_EFUSE_1_EFUSE_E0109_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0109_BITWIDTH         1
// efuse_e0110 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0110_MASK             0x400
#define PMU_EFUSE_1_EFUSE_E0110_SHIFT            10 
#define PMU_EFUSE_1_EFUSE_E0110_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0110_BITWIDTH         1
// efuse_e0111 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0111_MASK             0x800
#define PMU_EFUSE_1_EFUSE_E0111_SHIFT            11 
#define PMU_EFUSE_1_EFUSE_E0111_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0111_BITWIDTH         1
// efuse_e0112 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0112_MASK             0x1000
#define PMU_EFUSE_1_EFUSE_E0112_SHIFT            12 
#define PMU_EFUSE_1_EFUSE_E0112_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0112_BITWIDTH         1
// efuse_e0113 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0113_MASK             0x2000
#define PMU_EFUSE_1_EFUSE_E0113_SHIFT            13 
#define PMU_EFUSE_1_EFUSE_E0113_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0113_BITWIDTH         1
// efuse_e0114 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0114_MASK             0x4000
#define PMU_EFUSE_1_EFUSE_E0114_SHIFT            14 
#define PMU_EFUSE_1_EFUSE_E0114_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0114_BITWIDTH         1
// efuse_e0115 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0115_MASK             0x8000
#define PMU_EFUSE_1_EFUSE_E0115_SHIFT            15 
#define PMU_EFUSE_1_EFUSE_E0115_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0115_BITWIDTH         1
// efuse_e0116 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0116_MASK             0x10000
#define PMU_EFUSE_1_EFUSE_E0116_SHIFT            16 
#define PMU_EFUSE_1_EFUSE_E0116_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0116_BITWIDTH         1
// efuse_e0117 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0117_MASK             0x20000
#define PMU_EFUSE_1_EFUSE_E0117_SHIFT            17 
#define PMU_EFUSE_1_EFUSE_E0117_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0117_BITWIDTH         1
// efuse_e0118 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0118_MASK             0x40000
#define PMU_EFUSE_1_EFUSE_E0118_SHIFT            18 
#define PMU_EFUSE_1_EFUSE_E0118_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0118_BITWIDTH         1
// efuse_e0119 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0119_MASK             0x80000
#define PMU_EFUSE_1_EFUSE_E0119_SHIFT            19 
#define PMU_EFUSE_1_EFUSE_E0119_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0119_BITWIDTH         1
// efuse_e0120 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0120_MASK             0x100000
#define PMU_EFUSE_1_EFUSE_E0120_SHIFT            20 
#define PMU_EFUSE_1_EFUSE_E0120_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0120_BITWIDTH         1
// efuse_e0121 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0121_MASK             0x200000
#define PMU_EFUSE_1_EFUSE_E0121_SHIFT            21 
#define PMU_EFUSE_1_EFUSE_E0121_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0121_BITWIDTH         1
// efuse_e0122 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0122_MASK             0x400000
#define PMU_EFUSE_1_EFUSE_E0122_SHIFT            22 
#define PMU_EFUSE_1_EFUSE_E0122_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0122_BITWIDTH         1
// efuse_e0123 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0123_MASK             0x800000
#define PMU_EFUSE_1_EFUSE_E0123_SHIFT            23 
#define PMU_EFUSE_1_EFUSE_E0123_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0123_BITWIDTH         1
// efuse_e0124 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0124_MASK             0x1000000
#define PMU_EFUSE_1_EFUSE_E0124_SHIFT            24 
#define PMU_EFUSE_1_EFUSE_E0124_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0124_BITWIDTH         1
// efuse_e0125 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0125_MASK             0x2000000
#define PMU_EFUSE_1_EFUSE_E0125_SHIFT            25 
#define PMU_EFUSE_1_EFUSE_E0125_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0125_BITWIDTH         1
// efuse_e0126 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0126_MASK             0x4000000
#define PMU_EFUSE_1_EFUSE_E0126_SHIFT            26 
#define PMU_EFUSE_1_EFUSE_E0126_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0126_BITWIDTH         1
// efuse_e0127 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0127_MASK             0x8000000
#define PMU_EFUSE_1_EFUSE_E0127_SHIFT            27 
#define PMU_EFUSE_1_EFUSE_E0127_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0127_BITWIDTH         1
// efuse_e0128 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0128_MASK             0x10000000
#define PMU_EFUSE_1_EFUSE_E0128_SHIFT            28 
#define PMU_EFUSE_1_EFUSE_E0128_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0128_BITWIDTH         1
// efuse_e0129 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0129_MASK             0x20000000
#define PMU_EFUSE_1_EFUSE_E0129_SHIFT            29 
#define PMU_EFUSE_1_EFUSE_E0129_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0129_BITWIDTH         1
// efuse_e0130 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0130_MASK             0x40000000
#define PMU_EFUSE_1_EFUSE_E0130_SHIFT            30 
#define PMU_EFUSE_1_EFUSE_E0130_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0130_BITWIDTH         1
// efuse_e0131 bitfiled (RO) Reset=0
#define PMU_EFUSE_1_EFUSE_E0131_MASK             0x80000000
#define PMU_EFUSE_1_EFUSE_E0131_SHIFT            31 
#define PMU_EFUSE_1_EFUSE_E0131_BIT              0x1
#define PMU_EFUSE_1_EFUSE_E0131_BITWIDTH         1

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _PMU_REG_DEF_H */
