Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 23 13:27:54 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                  886        0.104        0.000                      0                  886        2.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.464        0.000                      0                   18        0.377        0.000                      0                   18        2.000        0.000                       0                    41  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             31.827        0.000                      0                  262        0.104        0.000                      0                  262       19.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          sys_clk_pin         0.520        0.000                      0                  615        0.415        0.000                      0                  615  
sys_clk_pin   iPCK                1.987        0.000                      0                    9        0.161        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.580ns (11.822%)  route 4.326ns (88.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           3.646     9.442    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X6Y65          LUT3 (Prop_lut3_I1_O)        0.124     9.566 f  bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.680    10.246    bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_sig_13
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    12.912    bmprom_instance/SYSCLK
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism              0.277    13.188    
                         clock uncertainty           -0.035    13.153    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.710    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.580ns (13.535%)  route 3.705ns (86.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           3.363     9.159    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X6Y62          LUT3 (Prop_lut3_I1_O)        0.124     9.283 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.343     9.626    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.530    12.922    bmprom_instance/SYSCLK
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.277    13.198    
                         clock uncertainty           -0.035    13.163    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.720    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.580ns (13.581%)  route 3.691ns (86.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           3.330     9.126    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X9Y82          LUT3 (Prop_lut3_I0_O)        0.124     9.250 r  bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.361     9.611    bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_sig_15
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.035    13.161    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.718    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.580ns (13.811%)  route 3.619ns (86.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.844     8.641    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.765 r  bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.775     9.540    bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism              0.291    13.219    
                         clock uncertainty           -0.035    13.184    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.741    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.377%)  route 3.192ns (84.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.849     8.646    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.343     9.112    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545    12.937    bmprom_instance/SYSCLK
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism              0.291    13.227    
                         clock uncertainty           -0.035    13.192    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.749    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.753%)  route 2.882ns (83.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.440     8.236    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X22Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.360 r  bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.442     8.802    bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.521    12.913    bmprom_instance/SYSCLK
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
                         clock pessimism              0.277    13.189    
                         clock uncertainty           -0.035    13.154    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.711    bmprom_instance/data_reg_2_2
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.580ns (17.701%)  route 2.697ns (82.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.164     7.960    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.084 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.533     8.617    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.524    12.916    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism              0.277    13.192    
                         clock uncertainty           -0.035    13.157    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.714    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.580ns (17.727%)  route 2.692ns (82.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.349     8.146    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.124     8.270 r  bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.343     8.612    bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.552    12.944    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.199    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.756    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.175     7.971    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.124     8.095 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.341     8.436    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.523    12.915    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism              0.277    13.191    
                         clock uncertainty           -0.035    13.156    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.713    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.580ns (19.737%)  route 2.359ns (80.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.672     5.340    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.456     5.796 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           1.825     7.622    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.746 f  bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.533     8.279    bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y6          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539    12.931    bmprom_instance/SYSCLK
    RAMB36_X2Y6          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.286    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.843    bmprom_instance/data_reg_0_7
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  4.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.787%)  route 0.596ns (76.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.300     1.915    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X25Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.960 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.296     2.256    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.879    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.635     2.250    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y52          LUT3 (Prop_lut3_I0_O)        0.045     2.295 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.154     2.448    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.032    bmprom_instance/SYSCLK
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism             -0.247     1.786    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.882    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.472%)  route 0.574ns (75.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.422     2.036    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.081 f  bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.152     2.234    bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.034    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism             -0.480     1.554    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.650    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.707     2.321    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.045     2.366 f  bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.207     2.574    bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.880    bmprom_instance/data_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.717%)  route 0.927ns (83.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.774     2.389    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X26Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.434 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.152     2.586    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_16
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.014    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism             -0.247     1.768    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.864    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.650%)  route 0.715ns (79.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.461     2.076    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X26Y42         LUT3 (Prop_lut3_I0_O)        0.045     2.121 r  bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.254     2.374    bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_3/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.651    bmprom_instance/data_reg_2_3
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.577     2.191    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.236 f  bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.152     2.389    bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_0_5/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.027    bmprom_instance/SYSCLK
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
                         clock pessimism             -0.480     1.547    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.643    bmprom_instance/data_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.186ns (14.373%)  route 1.108ns (85.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.956     2.570    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.045     2.615 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.152     2.768    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     2.024    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism             -0.247     1.778    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.874    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.186ns (14.137%)  route 1.130ns (85.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.914     2.528    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y62         LUT3 (Prop_lut3_I1_O)        0.045     2.573 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.216     2.789    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.025    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism             -0.247     1.779    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.875    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.186ns (16.307%)  route 0.955ns (83.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.474    bmprom_instance/SYSCLK
    SLICE_X22Y45         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.636     2.251    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y30         LUT3 (Prop_lut3_I1_O)        0.045     2.296 f  bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.319     2.614    bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_sig_11
    RAMB36_X1Y4          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.860     2.019    bmprom_instance/SYSCLK
    RAMB36_X1Y4          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism             -0.480     1.539    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.635    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.979    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y12     bmprom_instance/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8      bmprom_instance/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y13     bmprom_instance/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y13     bmprom_instance/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y9      bmprom_instance/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y16     bmprom_instance/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y8      bmprom_instance/data_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y4      bmprom_instance/data_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y17     bmprom_instance/data_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y9      bmprom_instance/data_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y54     bmprom_instance/data_reg_mux_sel__7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y54     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y54     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y54     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X22Y45     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       31.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 1.021ns (13.348%)  route 6.628ns (86.652%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          4.110    16.615    addr
    SLICE_X16Y36         FDRE                                         r  addr_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.495    48.151    PCK
    SLICE_X16Y36         FDRE                                         r  addr_reg[4]_rep__0/C
                         clock pessimism              0.656    48.807    
                         clock uncertainty           -0.195    48.612    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.169    48.443    addr_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         48.443    
                         arrival time                         -16.615    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[10]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.021ns (13.596%)  route 6.488ns (86.404%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 48.152 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.970    16.476    addr
    SLICE_X16Y37         FDRE                                         r  addr_reg[10]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.496    48.152    PCK
    SLICE_X16Y37         FDRE                                         r  addr_reg[10]_rep__0/C
                         clock pessimism              0.656    48.808    
                         clock uncertainty           -0.195    48.613    
    SLICE_X16Y37         FDRE (Setup_fdre_C_CE)      -0.169    48.444    addr_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         48.444    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.021ns (13.596%)  route 6.488ns (86.404%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 48.152 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.970    16.476    addr
    SLICE_X16Y37         FDRE                                         r  addr_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.496    48.152    PCK
    SLICE_X16Y37         FDRE                                         r  addr_reg[3]_rep__0/C
                         clock pessimism              0.656    48.808    
                         clock uncertainty           -0.195    48.613    
    SLICE_X16Y37         FDRE (Setup_fdre_C_CE)      -0.169    48.444    addr_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         48.444    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 1.021ns (13.596%)  route 6.488ns (86.404%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 48.152 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.970    16.476    addr
    SLICE_X16Y37         FDRE                                         r  addr_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.496    48.152    PCK
    SLICE_X16Y37         FDRE                                         r  addr_reg[6]_rep__0/C
                         clock pessimism              0.656    48.808    
                         clock uncertainty           -0.195    48.613    
    SLICE_X16Y37         FDRE (Setup_fdre_C_CE)      -0.169    48.444    addr_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         48.444    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[14]_rep/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 1.021ns (14.387%)  route 6.076ns (85.613%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 48.134 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.557    16.063    addr
    SLICE_X16Y70         FDRE                                         r  addr_reg[14]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.479    48.134    PCK
    SLICE_X16Y70         FDRE                                         r  addr_reg[14]_rep/C
                         clock pessimism              0.642    48.776    
                         clock uncertainty           -0.195    48.581    
    SLICE_X16Y70         FDRE (Setup_fdre_C_CE)      -0.169    48.412    addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         48.412    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.372ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.021ns (14.438%)  route 6.051ns (85.562%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns = ( 48.154 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.532    16.038    addr
    SLICE_X18Y40         FDRE                                         r  addr_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.498    48.154    PCK
    SLICE_X18Y40         FDRE                                         r  addr_reg[1]_rep__0/C
                         clock pessimism              0.656    48.810    
                         clock uncertainty           -0.195    48.615    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.205    48.410    addr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                 32.372    

Slack (MET) :             32.518ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[12]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.021ns (14.740%)  route 5.906ns (85.260%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 48.155 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.387    15.893    addr
    SLICE_X17Y41         FDRE                                         r  addr_reg[12]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.499    48.155    PCK
    SLICE_X17Y41         FDRE                                         r  addr_reg[12]_rep__0/C
                         clock pessimism              0.656    48.811    
                         clock uncertainty           -0.195    48.616    
    SLICE_X17Y41         FDRE (Setup_fdre_C_CE)      -0.205    48.411    addr_reg[12]_rep__0
  -------------------------------------------------------------------
                         required time                         48.411    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 32.518    

Slack (MET) :             32.541ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[13]_rep/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.021ns (14.790%)  route 5.882ns (85.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 48.133 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.364    15.870    addr
    SLICE_X16Y71         FDRE                                         r  addr_reg[13]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.478    48.133    PCK
    SLICE_X16Y71         FDRE                                         r  addr_reg[13]_rep/C
                         clock pessimism              0.642    48.775    
                         clock uncertainty           -0.195    48.580    
    SLICE_X16Y71         FDRE (Setup_fdre_C_CE)      -0.169    48.411    addr_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         48.411    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                 32.541    

Slack (MET) :             32.634ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 1.021ns (15.069%)  route 5.754ns (84.931%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 48.134 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.236    15.742    addr
    SLICE_X18Y70         FDRE                                         r  addr_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.479    48.134    PCK
    SLICE_X18Y70         FDRE                                         r  addr_reg[3]_rep/C
                         clock pessimism              0.642    48.776    
                         clock uncertainty           -0.195    48.581    
    SLICE_X18Y70         FDRE (Setup_fdre_C_CE)      -0.205    48.376    addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         48.376    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                 32.634    

Slack (MET) :             32.678ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[15]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.021ns (15.086%)  route 5.747ns (84.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.669     8.966    syncgen/PCK
    SLICE_X24Y46         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     9.444 f  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.822    10.267    syncgen/VCNT[5]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.295    10.562 r  syncgen/VCNT[9]_i_5/O
                         net (fo=3, routed)           0.884    11.446    syncgen/VCNT[9]_i_5_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.570 r  syncgen/pixel[8]_i_3/O
                         net (fo=3, routed)           0.812    12.382    syncgen/pixel[8]_i_3_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.506 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.228    15.734    addr
    SLICE_X14Y41         FDRE                                         r  addr_reg[15]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.500    48.156    PCK
    SLICE_X14Y41         FDRE                                         r  addr_reg[15]_rep__0/C
                         clock pessimism              0.656    48.812    
                         clock uncertainty           -0.195    48.617    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.205    48.412    addr_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         48.412    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 32.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.919%)  route 0.280ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X28Y54         FDRE                                         r  pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[8]/Q
                         net (fo=5, routed)           0.280     3.023    pixelCnt_reg[8]
    SLICE_X26Y45         FDRE                                         r  addr_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.831     3.414    PCK
    SLICE_X26Y45         FDRE                                         r  addr_reg[8]_rep__0/C
                         clock pessimism             -0.565     2.849    
    SLICE_X26Y45         FDRE (Hold_fdre_C_D)         0.070     2.919    addr_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.890%)  route 0.335ns (67.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X28Y54         FDRE                                         r  pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[8]/Q
                         net (fo=5, routed)           0.335     3.077    pixelCnt_reg[8]
    SLICE_X26Y45         FDRE                                         r  addr_reg[8]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.831     3.414    PCK
    SLICE_X26Y45         FDRE                                         r  addr_reg[8]_rep__1/C
                         clock pessimism             -0.565     2.849    
    SLICE_X26Y45         FDRE (Hold_fdre_C_D)         0.066     2.915    addr_reg[8]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.557     2.574    PCK
    SLICE_X26Y65         FDRE                                         r  G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.141     2.715 r  G_reg[0]/Q
                         net (fo=1, routed)           0.119     2.835    G[0]
    SLICE_X26Y64         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.825     3.408    PCK
    SLICE_X26Y64         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism             -0.819     2.589    
    SLICE_X26Y64         FDRE (Hold_fdre_C_D)         0.070     2.659    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X26Y53         FDRE                                         r  pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  pixel_reg[8]/Q
                         net (fo=1, routed)           0.121     2.841    p_0_in[2]
    SLICE_X26Y54         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y54         FDRE                                         r  R_reg[2]/C
                         clock pessimism             -0.819     2.594    
    SLICE_X26Y54         FDRE (Hold_fdre_C_D)         0.070     2.664    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pixelCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[10]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.158%)  route 0.073ns (30.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X28Y54         FDRE                                         r  pixelCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[10]/Q
                         net (fo=5, routed)           0.073     2.815    pixelCnt_reg[10]
    SLICE_X29Y54         FDRE                                         r  addr_reg[10]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X29Y54         FDRE                                         r  addr_reg[10]_rep__2/C
                         clock pessimism             -0.822     2.591    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.047     2.638    addr_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.557     2.574    PCK
    SLICE_X28Y65         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.164     2.738 r  B_reg[2]/Q
                         net (fo=1, routed)           0.116     2.855    B_reg_n_0_[2]
    SLICE_X28Y63         FDRE                                         r  VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.825     3.408    PCK
    SLICE_X28Y63         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism             -0.819     2.589    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.059     2.648    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pixelCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[14]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X28Y55         FDRE                                         r  pixelCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[14]/Q
                         net (fo=5, routed)           0.151     2.893    pixelCnt_reg[14]
    SLICE_X27Y55         FDRE                                         r  addr_reg[14]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X27Y55         FDRE                                         r  addr_reg[14]_rep__1/C
                         clock pessimism             -0.800     2.613    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.071     2.684    addr_reg[14]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[7]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.177%)  route 0.150ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X28Y53         FDRE                                         r  pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[7]/Q
                         net (fo=5, routed)           0.150     2.893    pixelCnt_reg[7]
    SLICE_X26Y53         FDRE                                         r  addr_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y53         FDRE                                         r  addr_reg[7]_rep__0/C
                         clock pessimism             -0.800     2.613    
    SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.070     2.683    addr_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.557     2.574    PCK
    SLICE_X27Y65         FDRE                                         r  pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.141     2.715 r  pixel_reg[2]/Q
                         net (fo=1, routed)           0.161     2.876    pixel_reg_n_0_[2]
    SLICE_X28Y65         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X28Y65         FDRE                                         r  B_reg[2]/C
                         clock pessimism             -0.800     2.607    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.059     2.666    B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.562     2.579    syncgen/PCK
    SLICE_X27Y52         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.141     2.862    syncgen/HCNT[0]
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.048     2.910 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.910    syncgen/p_0_in__0[2]
    SLICE_X26Y52         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.831     3.414    syncgen/PCK
    SLICE_X26Y52         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.822     2.592    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.107     2.699    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y66     B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y66     B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y65     B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y65     G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y58     G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y56     G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y56     R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y58     R_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y58     VGA_G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y59     VGA_G_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y58     VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y58     VGA_R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y57     VGA_R_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y55     addr_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y53     addr_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y57     addr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y66     B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y66     B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y65     G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y63     VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y59     VGA_G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y50     addr_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y37     addr_reg[10]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y50     addr_reg[10]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y41     addr_reg[12]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y71     addr_reg[13]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 addr_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.704%)  route 2.111ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    8.954ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.657     8.954    PCK
    SLICE_X24Y57         FDRE                                         r  addr_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.518     9.472 r  addr_reg[12]_rep/Q
                         net (fo=12, routed)          2.111    11.583    bmprom_instance/ADDRARDADDR[12]
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.523    12.915    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
                         clock pessimism              0.277    13.191    
                         clock uncertainty           -0.522    12.669    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.103    bmprom_instance/data_reg_1_1
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.456ns (17.350%)  route 2.172ns (82.650%))
  Logic Levels:           0  
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X26Y56         FDRE                                         r  addr_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.456     9.415 r  addr_reg[5]_rep/Q
                         net (fo=12, routed)          2.172    11.588    bmprom_instance/ADDRARDADDR[5]
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.108    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 addr_reg[11]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.456ns (17.310%)  route 2.178ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X27Y53         FDRE                                         r  addr_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.456     9.415 r  addr_reg[11]_rep__0/Q
                         net (fo=10, routed)          2.178    11.594    bmprom_instance/sel[11]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 addr_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.518ns (19.704%)  route 2.111ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    8.954ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.657     8.954    PCK
    SLICE_X24Y57         FDRE                                         r  addr_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.518     9.472 r  addr_reg[12]_rep/Q
                         net (fo=12, routed)          2.111    11.583    bmprom_instance/ADDRARDADDR[12]
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.532    12.924    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism              0.277    13.200    
                         clock uncertainty           -0.522    12.678    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.112    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.294%)  route 2.144ns (78.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.956ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.659     8.956    PCK
    SLICE_X23Y50         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456     9.412 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.783    11.195    bmprom_instance/sel[16]
    SLICE_X9Y82          LUT3 (Prop_lut3_I2_O)        0.124    11.319 r  bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.361    11.680    bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_sig_15
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.231    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.456ns (17.555%)  route 2.142ns (82.445%))
  Logic Levels:           0  
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     9.415 r  addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          2.142    11.557    bmprom_instance/sel[13]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.419ns (17.395%)  route 1.990ns (82.605%))
  Logic Levels:           0  
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[2]_rep/Q
                         net (fo=12, routed)          1.990    11.368    bmprom_instance/ADDRARDADDR[2]
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.532    12.924    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism              0.277    13.200    
                         clock uncertainty           -0.522    12.678    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.741    11.937    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.580ns (21.544%)  route 2.112ns (78.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.956ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.659     8.956    PCK
    SLICE_X23Y50         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.456     9.412 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.337    10.749    bmprom_instance/sel[16]
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.124    10.873 r  bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.775    11.649    bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.240    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.419ns (17.575%)  route 1.965ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.419     9.378 r  addr_reg[4]_rep/Q
                         net (fo=12, routed)          1.965    11.343    bmprom_instance/ADDRARDADDR[4]
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.532    12.924    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism              0.277    13.200    
                         clock uncertainty           -0.522    12.678    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.738    11.940    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.456ns (17.866%)  route 2.096ns (82.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 12.924 - 8.000 ) 
    Source Clock Delay      (SCD):    8.959ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.662     8.959    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     9.415 r  addr_reg[11]_rep/Q
                         net (fo=12, routed)          2.096    11.512    bmprom_instance/ADDRARDADDR[11]
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.532    12.924    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
                         clock pessimism              0.277    13.200    
                         clock uncertainty           -0.522    12.678    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.112    bmprom_instance/data_reg_3_0
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.402%)  route 0.184ns (56.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X26Y53         FDRE                                         r  addr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[5]_rep__0/Q
                         net (fo=10, routed)          0.184     2.903    bmprom_instance/sel[5]
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.488    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.688%)  route 0.243ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.563     2.580    PCK
    SLICE_X26Y45         FDRE                                         r  addr_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  addr_reg[8]_rep__1/Q
                         net (fo=10, routed)          0.243     2.965    bmprom_instance/data_reg_3_3_0[8]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
                         clock pessimism             -0.247     1.789    
                         clock uncertainty            0.522     2.311    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.494    bmprom_instance/data_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.597%)  route 0.255ns (64.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          0.255     2.974    bmprom_instance/sel[13]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.487    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.481%)  route 0.256ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X29Y55         FDRE                                         r  addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[8]_rep__2/Q
                         net (fo=4, routed)           0.256     2.976    bmprom_instance/data_reg_1_4_0[8]
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_4/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.488    bmprom_instance/data_reg_1_4
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.517%)  route 0.256ns (64.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X27Y53         FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          0.256     2.975    bmprom_instance/sel[2]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.487    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 addr_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.340%)  route 0.270ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X27Y55         FDRE                                         r  addr_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[14]_rep__0/Q
                         net (fo=10, routed)          0.270     2.989    bmprom_instance/sel[14]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.487    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 addr_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.621%)  route 0.278ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X29Y53         FDRE                                         r  addr_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[9]_rep__1/Q
                         net (fo=10, routed)          0.278     2.998    bmprom_instance/data_reg_3_3_0[9]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
                         clock pessimism             -0.247     1.789    
                         clock uncertainty            0.522     2.311    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.494    bmprom_instance/data_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 addr_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.507%)  route 0.293ns (67.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X29Y53         FDRE                                         r  addr_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[7]_rep__1/Q
                         net (fo=10, routed)          0.293     3.012    bmprom_instance/data_reg_3_3_0[7]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
                         clock pessimism             -0.247     1.789    
                         clock uncertainty            0.522     2.311    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.494    bmprom_instance/data_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 addr_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_6/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.451%)  route 0.294ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.562     2.579    PCK
    SLICE_X29Y52         FDRE                                         r  addr_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[2]_rep__1/Q
                         net (fo=10, routed)          0.294     3.014    bmprom_instance/data_reg_3_3_0[2]
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X1Y9          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
                         clock pessimism             -0.247     1.789    
                         clock uncertainty            0.522     2.311    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.494    bmprom_instance/data_reg_1_6
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.724%)  route 0.290ns (67.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X26Y53         FDRE                                         r  addr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[5]_rep__0/Q
                         net (fo=10, routed)          0.290     3.009    bmprom_instance/sel[5]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.487    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.522    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack        1.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.546ns  (logic 3.421ns (40.033%)  route 5.125ns (59.967%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 37.395 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.726    37.395    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.267 r  bmprom_instance/data_reg_2_8/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.332    bmprom_instance/data_reg_2_8_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.757 r  bmprom_instance/data_reg_3_8/DOADO[0]
                         net (fo=1, routed)           5.059    45.816    bmprom_instance/data_reg_3_8_n_35
    SLICE_X26Y53         LUT3 (Prop_lut3_I0_O)        0.124    45.940 r  bmprom_instance/pixel[8]_i_2/O
                         net (fo=1, routed)           0.000    45.940    data[8]
    SLICE_X26Y53         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X26Y53         FDRE                                         r  pixel_reg[8]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.029    47.927    pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.940    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.390ns  (logic 3.421ns (40.777%)  route 4.969ns (59.223%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns = ( 37.387 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718    37.387    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.259 r  bmprom_instance/data_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.324    bmprom_instance/data_reg_0_6_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.749 r  bmprom_instance/data_reg_1_6/DOADO[0]
                         net (fo=1, routed)           4.903    45.652    bmprom_instance/data_reg_1_6_n_35
    SLICE_X25Y55         LUT3 (Prop_lut3_I2_O)        0.124    45.776 r  bmprom_instance/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    45.776    data[6]
    SLICE_X25Y55         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X25Y55         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism              0.277    48.417    
                         clock uncertainty           -0.522    47.894    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.029    47.923    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         47.923    
                         arrival time                         -45.776    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.191ns  (logic 3.421ns (41.766%)  route 4.770ns (58.234%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 37.371 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.702    37.371    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.243 r  bmprom_instance/data_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.308    bmprom_instance/data_reg_0_4_n_0
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.733 r  bmprom_instance/data_reg_1_4/DOADO[0]
                         net (fo=1, routed)           4.705    45.438    bmprom_instance/data_reg_1_4_n_35
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.124    45.562 r  bmprom_instance/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    45.562    data[4]
    SLICE_X27Y55         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X27Y55         FDRE                                         r  pixel_reg[4]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.029    47.927    pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.562    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.090ns  (logic 3.449ns (42.633%)  route 4.641ns (57.367%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 48.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.366ns = ( 37.366 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.697    37.366    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.238 r  bmprom_instance/data_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.303    bmprom_instance/data_reg_0_3_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.728 r  bmprom_instance/data_reg_1_3/DOADO[0]
                         net (fo=1, routed)           4.576    45.304    bmprom_instance/data_reg_1_3_n_35
    SLICE_X27Y65         LUT3 (Prop_lut3_I2_O)        0.152    45.456 r  bmprom_instance/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    45.456    data[3]
    SLICE_X27Y65         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.483    48.138    PCK
    SLICE_X27Y65         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism              0.277    48.415    
                         clock uncertainty           -0.522    47.892    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.075    47.967    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         47.967    
                         arrival time                         -45.456    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.013ns  (logic 3.421ns (42.691%)  route 4.592ns (57.309%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 48.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.365ns = ( 37.365 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.696    37.365    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.237 r  bmprom_instance/data_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.302    bmprom_instance/data_reg_0_2_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.727 r  bmprom_instance/data_reg_1_2/DOADO[0]
                         net (fo=1, routed)           4.527    45.254    bmprom_instance/data_reg_1_2_n_35
    SLICE_X27Y65         LUT3 (Prop_lut3_I2_O)        0.124    45.378 r  bmprom_instance/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    45.378    data[2]
    SLICE_X27Y65         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.483    48.138    PCK
    SLICE_X27Y65         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism              0.277    48.415    
                         clock uncertainty           -0.522    47.892    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.029    47.921    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         47.921    
                         arrival time                         -45.378    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.976ns  (logic 3.449ns (43.243%)  route 4.527ns (56.757%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 48.133 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    37.352    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.224 r  bmprom_instance/data_reg_2_1/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.289    bmprom_instance/data_reg_2_1_n_0
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.714 r  bmprom_instance/data_reg_3_1/DOADO[0]
                         net (fo=1, routed)           4.462    45.176    bmprom_instance/data_reg_3_1_n_35
    SLICE_X25Y66         LUT3 (Prop_lut3_I0_O)        0.152    45.328 r  bmprom_instance/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000    45.328    data[1]
    SLICE_X25Y66         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.478    48.133    PCK
    SLICE_X25Y66         FDRE                                         r  pixel_reg[1]/C
                         clock pessimism              0.277    48.410    
                         clock uncertainty           -0.522    47.887    
    SLICE_X25Y66         FDRE (Setup_fdre_C_D)        0.075    47.962    pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                         -45.328    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.948ns  (logic 3.447ns (43.368%)  route 4.501ns (56.632%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_5/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_5_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_5/DOADO[0]
                         net (fo=1, routed)           4.436    45.168    bmprom_instance/data_reg_3_5_n_35
    SLICE_X27Y55         LUT3 (Prop_lut3_I0_O)        0.150    45.318 r  bmprom_instance/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    45.318    data[5]
    SLICE_X27Y55         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X27Y55         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.075    47.973    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         47.973    
                         arrival time                         -45.318    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.886ns  (logic 3.449ns (43.738%)  route 4.437ns (56.262%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 37.378 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.709    37.378    bmprom_instance/SYSCLK
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.250 r  bmprom_instance/data_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.315    bmprom_instance/data_reg_2_7_n_0
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.740 r  bmprom_instance/data_reg_3_7/DOADO[0]
                         net (fo=1, routed)           4.371    45.111    bmprom_instance/data_reg_3_7_n_35
    SLICE_X25Y55         LUT3 (Prop_lut3_I0_O)        0.152    45.263 r  bmprom_instance/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    45.263    data[7]
    SLICE_X25Y55         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X25Y55         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism              0.277    48.417    
                         clock uncertainty           -0.522    47.894    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.075    47.969    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         47.969    
                         arrival time                         -45.263    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.644ns  (logic 3.421ns (44.756%)  route 4.223ns (55.244%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 48.133 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_0/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_0_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_0/DOADO[0]
                         net (fo=1, routed)           4.157    44.889    bmprom_instance/data_reg_3_0_n_35
    SLICE_X25Y66         LUT3 (Prop_lut3_I0_O)        0.124    45.013 r  bmprom_instance/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    45.013    data[0]
    SLICE_X25Y66         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.478    48.133    PCK
    SLICE_X25Y66         FDRE                                         r  pixel_reg[0]/C
                         clock pessimism              0.277    48.410    
                         clock uncertainty           -0.522    47.887    
    SLICE_X25Y66         FDRE (Setup_fdre_C_D)        0.029    47.916    pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         47.916    
                         arrival time                         -45.013    
  -------------------------------------------------------------------
                         slack                                  2.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.629ns (25.739%)  route 1.815ns (74.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    bmprom_instance/SYSCLK
    RAMB36_X2Y13         RAMB36E1                                     r  bmprom_instance/data_reg_1_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  bmprom_instance/data_reg_1_3/DOADO[0]
                         net (fo=1, routed)           1.815     3.906    bmprom_instance/data_reg_1_3_n_35
    SLICE_X27Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.950 r  bmprom_instance/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     3.950    data[3]
    SLICE_X27Y65         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X27Y65         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism             -0.247     3.160    
                         clock uncertainty            0.522     3.682    
    SLICE_X27Y65         FDRE (Hold_fdre_C_D)         0.107     3.789    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.627ns (25.619%)  route 1.820ns (74.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.517    bmprom_instance/SYSCLK
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.102 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           1.820     3.923    bmprom_instance/data_reg_1_7_n_35
    SLICE_X25Y55         LUT3 (Prop_lut3_I2_O)        0.042     3.965 r  bmprom_instance/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     3.965    data[7]
    SLICE_X25Y55         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.827     3.410    PCK
    SLICE_X25Y55         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism             -0.247     3.163    
                         clock uncertainty            0.522     3.685    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.107     3.792    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.792    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.630ns (25.954%)  route 1.797ns (74.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.514    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.099 r  bmprom_instance/data_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.797     3.897    bmprom_instance/data_reg_3_0_n_35
    SLICE_X25Y66         LUT3 (Prop_lut3_I0_O)        0.045     3.942 r  bmprom_instance/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.942    data[0]
    SLICE_X25Y66         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.820     3.403    PCK
    SLICE_X25Y66         FDRE                                         r  pixel_reg[0]/C
                         clock pessimism             -0.247     3.156    
                         clock uncertainty            0.522     3.678    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.091     3.769    pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.769    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.630ns (25.681%)  route 1.823ns (74.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  bmprom_instance/data_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.823     3.914    bmprom_instance/data_reg_1_2_n_35
    SLICE_X27Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.959 r  bmprom_instance/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     3.959    data[2]
    SLICE_X27Y65         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X27Y65         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism             -0.247     3.160    
                         clock uncertainty            0.522     3.682    
    SLICE_X27Y65         FDRE (Hold_fdre_C_D)         0.091     3.773    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.631ns (25.506%)  route 1.843ns (74.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.512    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  bmprom_instance/data_reg_3_5/DOADO[0]
                         net (fo=1, routed)           1.843     3.940    bmprom_instance/data_reg_3_5_n_35
    SLICE_X27Y55         LUT3 (Prop_lut3_I0_O)        0.046     3.986 r  bmprom_instance/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     3.986    data[5]
    SLICE_X27Y55         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X27Y55         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.107     3.795    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.630ns (25.373%)  route 1.853ns (74.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.608     1.520    bmprom_instance/SYSCLK
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_3_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.105 r  bmprom_instance/data_reg_3_4/DOADO[0]
                         net (fo=1, routed)           1.853     3.958    bmprom_instance/data_reg_3_4_n_35
    SLICE_X27Y55         LUT3 (Prop_lut3_I0_O)        0.045     4.003 r  bmprom_instance/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     4.003    data[4]
    SLICE_X27Y55         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X27Y55         FDRE                                         r  pixel_reg[4]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.091     3.779    pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.627ns (24.782%)  route 1.903ns (75.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    bmprom_instance/SYSCLK
    RAMB36_X0Y15         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  bmprom_instance/data_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.903     3.994    bmprom_instance/data_reg_1_1_n_35
    SLICE_X25Y66         LUT3 (Prop_lut3_I2_O)        0.042     4.036 r  bmprom_instance/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     4.036    data[1]
    SLICE_X25Y66         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.820     3.403    PCK
    SLICE_X25Y66         FDRE                                         r  pixel_reg[1]/C
                         clock pessimism             -0.247     3.156    
                         clock uncertainty            0.522     3.678    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.107     3.785    pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.932%)  route 2.497ns (93.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.471    bmprom_instance/SYSCLK
    SLICE_X27Y54         FDRE                                         r  bmprom_instance/data_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bmprom_instance/data_reg_mux_sel__7/Q
                         net (fo=9, routed)           2.497     4.109    bmprom_instance/data_reg_mux_sel__7_n_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I1_O)        0.045     4.154 r  bmprom_instance/pixel[8]_i_2/O
                         net (fo=1, routed)           0.000     4.154    data[8]
    SLICE_X26Y53         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y53         FDRE                                         r  pixel_reg[8]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.091     3.779    pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.186ns (6.929%)  route 2.498ns (93.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.471    bmprom_instance/SYSCLK
    SLICE_X27Y54         FDRE                                         r  bmprom_instance/data_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bmprom_instance/data_reg_mux_sel__7/Q
                         net (fo=9, routed)           2.498     4.110    bmprom_instance/data_reg_mux_sel__7_n_0
    SLICE_X25Y55         LUT3 (Prop_lut3_I1_O)        0.045     4.155 r  bmprom_instance/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     4.155    data[6]
    SLICE_X25Y55         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.827     3.410    PCK
    SLICE_X25Y55         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism             -0.247     3.163    
                         clock uncertainty            0.522     3.685    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.091     3.776    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.776    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.379    





