<stg><name>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln0 = store i5 0, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln496 = br void %fpga_resource_hint.VITIS_LOOP_503_1.7

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:0 %m1_load = load i5 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:5 %reverse_in_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector

]]></Node>
<StgValue><ssdm name="reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:6 %trunc_ln501 = trunc i256 %reverse_in_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln501"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:7 %trunc_ln501_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln501_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:8 %trunc_ln501_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln501_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:9 %trunc_ln501_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln501_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:10 %trunc_ln501_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln501_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:11 %trunc_ln501_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln501_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:12 %trunc_ln501_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln501_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:13 %trunc_ln501_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln501_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:14 %d0 = bitcast i32 %trunc_ln501

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:15 %d0_14 = bitcast i32 %trunc_ln501_2

]]></Node>
<StgValue><ssdm name="d0_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:16 %d1 = bitcast i32 %trunc_ln501_3

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:17 %d1_30 = bitcast i32 %trunc_ln501_4

]]></Node>
<StgValue><ssdm name="d1_30"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:18 %d0_15 = bitcast i32 %trunc_ln501_5

]]></Node>
<StgValue><ssdm name="d0_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:19 %d0_16 = bitcast i32 %trunc_ln501_6

]]></Node>
<StgValue><ssdm name="d0_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:20 %d1_31 = bitcast i32 %trunc_ln501_7

]]></Node>
<StgValue><ssdm name="d1_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:21 %d1_32 = bitcast i32 %trunc_ln501_8

]]></Node>
<StgValue><ssdm name="d1_32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:64 %m = add i5 %m1_load, i5 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:65 %icmp_ln496 = icmp_eq  i5 %m1_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:66 %store_ln496 = store i5 %m, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:67 %br_ln496 = br i1 %icmp_ln496, void %fpga_resource_hint.VITIS_LOOP_503_1.7, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="92" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="108" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="116" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="124" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="132" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="140" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:2 %speclooptripcount_ln496 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln496"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:3 %specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln496"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:4 %specperformance_ln497 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln497"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:22 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:24 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:25 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:26 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:28 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:29 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:30 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:32 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:33 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:34 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:36 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:37 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:38 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:40 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:41 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:42 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:44 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:45 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:46 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:48 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:49 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:50 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:52 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:53 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:54 %bitcast_ln511 = bitcast i32 %d2_real

]]></Node>
<StgValue><ssdm name="bitcast_ln511"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:55 %bitcast_ln511_1 = bitcast i32 %d2_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln511_1"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:56 %bitcast_ln511_2 = bitcast i32 %d3_real

]]></Node>
<StgValue><ssdm name="bitcast_ln511_2"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:57 %bitcast_ln511_3 = bitcast i32 %d3_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln511_3"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:58 %bitcast_ln511_4 = bitcast i32 %d2_real_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_4"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:59 %bitcast_ln511_5 = bitcast i32 %d2_imag_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_5"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:60 %bitcast_ln511_6 = bitcast i32 %d3_real_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_6"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:61 %bitcast_ln511_7 = bitcast i32 %d3_imag_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_7"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:62 %or_ln511_5 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln511_7, i32 %bitcast_ln511_6, i32 %bitcast_ln511_5, i32 %bitcast_ln511_4, i32 %bitcast_ln511_3, i32 %bitcast_ln511_2, i32 %bitcast_ln511_1, i32 %bitcast_ln511

]]></Node>
<StgValue><ssdm name="or_ln511_5"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:63 %write_ln511 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector, i256 %or_ln511_5

]]></Node>
<StgValue><ssdm name="write_ln511"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
