#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcccb601550 .scope module, "data_memory_test" "data_memory_test" 2 2;
 .timescale 0 0;
v0x7fcccb61e520_0 .var "address", 7 0;
v0x7fcccb61e5b0_0 .var "clk", 0 0;
v0x7fcccb61e640_0 .var "inData", 31 0;
v0x7fcccb61e710_0 .var "memRead", 0 0;
v0x7fcccb61e7c0_0 .var "memWrite", 0 0;
v0x7fcccb61e890_0 .net "outData", 31 0, v0x7fcccb61e3e0_0;  1 drivers
S_0x7fcccb60dcf0 .scope module, "dm" "data_memory" 2 9, 3 2 0, S_0x7fcccb601550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "outData"
    .port_info 1 /INPUT 8 "address"
    .port_info 2 /INPUT 32 "inData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "clk"
L_0x7fcccb61e940 .functor AND 1, v0x7fcccb61e5b0_0, v0x7fcccb61e710_0, C4<1>, C4<1>;
L_0x7fcccb61ea70 .functor NOT 1, v0x7fcccb61e7c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fcccb61eb20 .functor AND 1, L_0x7fcccb61e940, L_0x7fcccb61ea70, C4<1>, C4<1>;
L_0x7fcccb61ec10 .functor NOT 1, v0x7fcccb61e710_0, C4<0>, C4<0>, C4<0>;
L_0x7fcccb61ec80 .functor AND 1, v0x7fcccb61e5b0_0, L_0x7fcccb61ec10, C4<1>, C4<1>;
L_0x7fcccb61eda0 .functor AND 1, L_0x7fcccb61ec80, v0x7fcccb61e7c0_0, C4<1>, C4<1>;
v0x7fcccb60dee0_0 .net *"_s1", 0 0, L_0x7fcccb61e940;  1 drivers
v0x7fcccb61db80_0 .net *"_s11", 0 0, L_0x7fcccb61ec80;  1 drivers
v0x7fcccb61dc20_0 .net *"_s13", 0 0, L_0x7fcccb61eda0;  1 drivers
v0x7fcccb61dcb0_0 .net *"_s3", 0 0, L_0x7fcccb61ea70;  1 drivers
v0x7fcccb61dd60_0 .net *"_s5", 0 0, L_0x7fcccb61eb20;  1 drivers
v0x7fcccb61de40_0 .net *"_s9", 0 0, L_0x7fcccb61ec10;  1 drivers
v0x7fcccb61def0_0 .net "address", 7 0, v0x7fcccb61e520_0;  1 drivers
v0x7fcccb61dfa0_0 .net "clk", 0 0, v0x7fcccb61e5b0_0;  1 drivers
v0x7fcccb61e040_0 .var/i "i", 31 0;
v0x7fcccb61e150_0 .net "inData", 31 0, v0x7fcccb61e640_0;  1 drivers
v0x7fcccb61e200_0 .net "memRead", 0 0, v0x7fcccb61e710_0;  1 drivers
v0x7fcccb61e2a0_0 .net "memWrite", 0 0, v0x7fcccb61e7c0_0;  1 drivers
v0x7fcccb61e340 .array "memory", 255 0, 31 0;
v0x7fcccb61e3e0_0 .var "outData", 31 0;
E_0x7fcccb604530 .event posedge, L_0x7fcccb61eda0;
E_0x7fcccb604310 .event posedge, L_0x7fcccb61eb20;
    .scope S_0x7fcccb60dcf0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcccb61e040_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fcccb61e040_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fcccb61e040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcccb61e340, 0, 4;
    %load/vec4 v0x7fcccb61e040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcccb61e040_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fcccb60dcf0;
T_1 ;
    %wait E_0x7fcccb604310;
    %load/vec4 v0x7fcccb61def0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fcccb61e340, 4;
    %assign/vec4 v0x7fcccb61e3e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcccb60dcf0;
T_2 ;
    %wait E_0x7fcccb604530;
    %load/vec4 v0x7fcccb61e150_0;
    %load/vec4 v0x7fcccb61def0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcccb61e340, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcccb601550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcccb61e5b0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fcccb61e5b0_0;
    %inv;
    %store/vec4 v0x7fcccb61e5b0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fcccb601550;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "dm_test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcccb60dcf0 {0 0 0};
    %vpi_call 2 21 "$monitor", "clk: %b, address: %b, inData: %b, outData: %b", v0x7fcccb61e5b0_0, v0x7fcccb61e520_0, v0x7fcccb61e640_0, v0x7fcccb61e890_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fcccb601550;
T_5 ;
    %fork t_1, S_0x7fcccb601550;
    %fork t_2, S_0x7fcccb601550;
    %fork t_3, S_0x7fcccb601550;
    %fork t_4, S_0x7fcccb601550;
    %fork t_5, S_0x7fcccb601550;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fcccb61e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcccb61e710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcccb61e7c0_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7fcccb61e640_0, 0;
    %end;
t_2 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fcccb61e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcccb61e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcccb61e7c0_0, 0;
    %end;
t_3 ;
    %delay 25, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fcccb61e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcccb61e710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcccb61e7c0_0, 0;
    %end;
t_4 ;
    %delay 35, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fcccb61e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcccb61e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcccb61e7c0_0, 0;
    %end;
t_5 ;
    %delay 45, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fcccb61e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcccb61e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcccb61e7c0_0, 0;
    %end;
    .scope S_0x7fcccb601550;
t_0 ;
    %end;
    .thread T_5;
    .scope S_0x7fcccb601550;
T_6 ;
    %delay 125, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/data_memory_test.v";
    "state_components/data_memory.v";
