// Seed: 18611927
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output wire id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wand  id_4
);
  tri id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  module_0(
      id_3, id_3, id_0, id_1
  );
  supply1 id_19 = id_12;
  assign id_13 = 1;
  wire id_20;
  assign id_17 = id_19;
endmodule
