#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jan 18 14:39:34 2021
# Process ID: 10448
# Current directory: C:/Users/ahmet/Desktop/test_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6136 C:\Users\ahmet\Desktop\test_code\test_code.xpr
# Log file: C:/Users/ahmet/Desktop/test_code/vivado.log
# Journal file: C:/Users/ahmet/Desktop/test_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmet/Desktop/test_code/test_code.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ahmet/Desktop/PID_Controller.pkg'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
[Mon Jan 18 14:41:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 14:41:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
[Mon Jan 18 14:49:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
[Mon Jan 18 14:50:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 14:50:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
current_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7vx485t_0 and the probes file(s) C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1062.605 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1062.605 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
[Mon Jan 18 15:05:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 15:05:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1067.254 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci' is already up-to-date
[Mon Jan 18 15:16:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 15:16:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1067.254 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property -dict [list CONFIG.C_PROBE_OUT4_WIDTH {15} CONFIG.C_NUM_PROBE_OUT {5}] [get_ips vio_0]
generate_target all [get_files  C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs -jobs 12 vio_0_synth_1
[Mon Jan 18 15:32:48 2021] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci] -directory C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files -ipstatic_source_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/modelsim} {questa=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/questa} {riviera=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/riviera} {activehdl=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_PROBE_OUT4_INIT_VAL {0x200}] [get_ips vio_0]
generate_target all [get_files  C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs -jobs 12 vio_0_synth_1
[Mon Jan 18 15:35:40 2021] Launched vio_0_synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xci] -directory C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files -ipstatic_source_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/modelsim} {questa=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/questa} {riviera=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/riviera} {activehdl=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
[Mon Jan 18 15:36:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 15:36:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jan 18 15:46:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1267.707 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
INFO: [Labtools 27-1967] Uploading output probe values from VIO core [hw_vio_1], for hw_probes which did not have this property set
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1267.707 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0200 [get_hw_probes v_in_ref -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {v_in_ref} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes s_pid_output2_reg_n_0_ -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property NAME.SELECT short [get_hw_probes probe_in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]] 
set_property NAME.SELECT long [get_hw_probes probe_in1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]] 
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00140000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00340000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 000A0000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 000A0000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 005A0000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE_RADIX UNSIGNED [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE_RADIX HEX [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1279.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property -dict [list CONFIG.g_max_accumulator_n {7} CONFIG.g_max_accumulator_d {10} CONFIG.g_min_accumulator_n {-7} CONFIG.g_min_accumulator_d {10} CONFIG.g_cutoff_n {20}] [get_ips PID_controller_0]
generate_target all [get_files  C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PID_controller_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PID_controller_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PID_controller_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'PID_controller_0'...
catch { config_ip_cache -export [get_ips -all PID_controller_0] }
export_ip_user_files -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.xci] -no_script -sync -force -quiet
reset_run PID_controller_0_synth_1
launch_runs -jobs 12 PID_controller_0_synth_1
[Mon Jan 18 16:20:26 2021] Launched PID_controller_0_synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/PID_controller_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.xci] -directory C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files -ipstatic_source_dir C:/Users/ahmet/Desktop/test_code/test_code.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/modelsim} {questa=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/questa} {riviera=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/riviera} {activehdl=C:/Users/ahmet/Desktop/test_code/test_code.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jan 18 16:21:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/synth_1/runme.log
[Mon Jan 18 16:21:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1353.344 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0200 [get_hw_probes v_in_ref -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {v_in_ref} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_ki2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_ki2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0200 [get_hw_probes v_in_ref -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {v_in_ref} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 200 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property OUTPUT_VALUE 00000000 [get_hw_probes s_kd2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kd2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00040000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 400 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 600 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 1000 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 1500 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 2000 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 2045 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE_RADIX UNSIGNED [get_hw_probes v_in_ref -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 00050000 [get_hw_probes s_kp2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_kp2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes s_reference2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
commit_hw_vio [get_hw_probes {s_reference2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"PC_FPGA_bridge"}]]
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 17:27:36 2021...
