Fitter report for top
Tue Sep 15 23:48:04 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter INI Usage
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Sep 15 23:48:03 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,862 / 41,910 ( 9 % )                          ;
; Total registers                 ; 6477                                            ;
; Total pins                      ; 115 / 314 ( 37 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 119,152 / 5,662,720 ( 2 % )                     ;
; Total RAM Blocks                ; 43 / 553 ( 8 % )                                ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
;     Processor 3            ;   8.4%      ;
;     Processor 4            ;   8.1%      ;
;     Processor 5            ;   6.4%      ;
;     Processor 6            ;   6.3%      ;
;     Processor 7            ;   6.2%      ;
;     Processor 8            ;   6.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; fpga_clk_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[32]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[33]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[34]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[35]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[36]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[37]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[38]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[39]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[40]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[41]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[42]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[43]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[44]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[45]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[46]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[47]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[48]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[49]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[50]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[51]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[52]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[53]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[54]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[55]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[56]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[57]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[58]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[59]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[60]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[61]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[62]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[63]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[64]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[65]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[66]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[67]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[68]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[69]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[70]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[71]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[72]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[73]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[74]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[75]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[76]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[77]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[78]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[79]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[80]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[81]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[82]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[83]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[84]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[85]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[86]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[87]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[88]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[89]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[90]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[91]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[92]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[93]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[94]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[95]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[96]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[97]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[98]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[99]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[100]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[101]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[102]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[103]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[104]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[105]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[106]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[107]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[108]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[109]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[110]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[111]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[112]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[113]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[114]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[115]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[116]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[117]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[118]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[119]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[120]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[121]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[122]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[123]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[124]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[125]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[126]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[127]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[128]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[129]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[130]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[131]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[132]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[133]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[134]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[135]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[136]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[137]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[138]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[139]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[140]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[141]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[142]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[143]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[144]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[145]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[146]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[147]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[148]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[149]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[150]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[151]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[152]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[153]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[154]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[155]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[156]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[157]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[158]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[159]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[160]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[161]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[162]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[163]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[164]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[165]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[166]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[167]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[168]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[169]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[170]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[171]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[172]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[173]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[174]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[175]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[176]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[177]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[178]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[179]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[180]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[181]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[182]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[183]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[184]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[185]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[186]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[187]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[188]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[189]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[190]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[191]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[192]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[193]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[194]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[195]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[196]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[197]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[198]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[199]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[200]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[201]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[202]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[203]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[204]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[205]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[206]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[207]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[208]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[209]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[210]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[211]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[212]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[213]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[214]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[215]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[216]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[217]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[218]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[219]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[220]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[221]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[222]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[223]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[224]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[0]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[225]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[1]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[226]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[2]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[227]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[3]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[228]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[4]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[229]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[5]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[230]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[6]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[231]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[7]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[232]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[8]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[233]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[9]                                                     ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[234]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[10]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[235]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[11]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[236]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[12]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[237]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[13]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[238]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[14]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[239]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[15]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[240]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[16]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[241]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[17]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[242]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[18]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[243]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[19]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[244]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[20]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[245]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[21]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[246]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[22]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[247]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[23]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[248]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[24]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[249]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[25]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[250]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[26]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[251]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[27]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[252]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[28]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[253]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[29]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[254]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[30]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[255]                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|q_b[31]                                                    ; PORTBDATAOUT             ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_byteena[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|avm_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|ro_datavalid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring|ro_datavalid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[38]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[40]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[40]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[42]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[42]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[45]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[51]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[52]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[53]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[54]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[57]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[60]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[60]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[61]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[61]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[36]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[54]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[54]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|global_id[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|global_id[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|global_id[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|global_id[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_0[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_1[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|max_local_id_2[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_completed|stages[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist0_i_arrayidx_vector_add_vector_add2_trunc_sel_x_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist0_i_arrayidx_vector_add_vector_add2_trunc_sel_x_b_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_0_R_v_0[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_1_R_v_0[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_1_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[7]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[6]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[6]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[8]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[8]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[9]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[9]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[20]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[20]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[2]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]~DUPLICATE ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]~DUPLICATE ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|empty_dff                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|empty_dff~DUPLICATE                                 ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|rd_ptr_lsb                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|rd_ptr_lsb~DUPLICATE                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|threads_rem[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|threads_rem[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|threads_rem[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|threads_rem[5]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|wa_word_counter[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|wa_word_counter[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|wa_word_counter[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|wa_word_counter[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                        ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|i_reg_valid                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|i_reg_valid~DUPLICATE                                                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[6]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[7]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[7]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[10]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[11]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[11]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[13]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[13]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[18]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[20]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[20]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length[29]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[6]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[6]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[10]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[10]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[11]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[11]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[13]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[13]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[14]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[14]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[18]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[18]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[19]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[19]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[27]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[27]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[28]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|threads_rem[28]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|wa_word_counter[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|wa_word_counter[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|wa_word_counter[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|wa_word_counter[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1|readdata_reg_unnamed_vector_add1_vector_add1_valid_reg_q[0]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1|readdata_reg_unnamed_vector_add1_vector_add1_valid_reg_q[0]~DUPLICATE                                                                                       ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[260]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[260]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[268]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[268]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|c_length[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|c_length[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|c_length_reenc[31]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|c_length_reenc[31]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_next_word_reg[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_next_word_reg[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|lw_byteenable[27]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|lw_byteenable[27]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|rd_ptr_lsb                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|rd_ptr_lsb~DUPLICATE                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|rd_ptr_lsb                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|rd_ptr_lsb~DUPLICATE                                                               ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|dffe_af                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|dffe_af~DUPLICATE                                                                                       ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[8]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[8]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[10]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[10]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[12]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[12]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[13]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[13]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[16]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[16]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[28]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[28]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[30]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|threads_rem[30]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_burst_counter[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_burst_counter[0]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_burst_counter[3]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_burst_counter[3]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_first_xfer                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_first_xfer~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[2]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[3]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[5]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|redist1_i_arrayidx4_vector_add_vector_add12_trunc_sel_x_b_1_0_q[5]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x|vector_add_B0_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x|vector_add_B0_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------+
; Name                                                               ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                                                                                                                             ; Ignored Value                     ; Ignored Source                                                             ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------+
; Location                                                           ;                                             ;              ; PIN_V11                                                                                                                                                                                                                ; PIN_Y13                           ; QSF Assignment                                                             ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                                        ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                                                                                                                              ; on                                ; Compiler or HDL Assignment                                                 ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                 ; PIN_P20B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                ; PIN_P20A1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                ; PIN_P20B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                ; PIN_P21B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                ; PIN_P22A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                ; PIN_P22B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                              ; PIN_P21A1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                              ; PIN_P21A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                ; PIN_P19B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                ; PIN_P19A1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                ; PIN_P19B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                ; PIN_P20A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                              ; PIN_P19A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                              ; PIN_P21B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                               ; PIN_P15B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                  ; PIN_P15A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                  ; PIN_P14B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                  ; PIN_P27B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                  ; PIN_P25A0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                   ; PIN_P25A1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                   ; PIN_P25B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                   ; PIN_P27A1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                   ; PIN_P27B1T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                  ; PIN_P14B0T                        ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                                       ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                  ; PIN_P14A1T                        ; system/synthesis/system.qip                                                ;
; Enable Beneficial Skew Optimization for non global clocks          ; top                                         ;              ; the_system|fpga_sdram                                                                                                                                                                                                  ; ON                                ; QSF Assignment                                                             ;
; Enable Beneficial Skew Optimization for non global clocks          ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst                                                                                                                                                                            ; ON                                ; QSF Assignment                                                             ;
; Unforce Merging of PLL Output Counter                              ; top                                         ;              ; *system_acl_iface_acl_kernel_clk_kernel_pll*|altera_pll:altera_pll_i*|*                                                                                                                                                ; ON                                ; system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.qip ;
; PLL Compensation Mode                                              ; top                                         ;              ; the_system|fpga_sdram|pll0|fbout                                                                                                                                                                                       ; DIRECT                            ; QSF Assignment                                                             ;
; PLL Compensation Mode                                              ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                                                                                                                                                 ; DIRECT                            ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                                                                                                                                           ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                                                                                                                                           ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                                                                                                                                           ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                                                                                                                                           ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                                                                                                                              ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                                                                                                                              ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                                                                                                                                              ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                                                                                                                                              ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                                                                                                                                             ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                                                                                                                                             ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                                                                                                                                             ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                                                                                                                                             ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|ureset|phy_reset_mem_stable_n                                                                                                                                                         ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|p0|umemphy|ureset|phy_reset_n                                                                                                                                                                    ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|pll0|pll_avl_clk                                                                                                                                                                                 ; DUAL-REGIONAL CLOCK               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|pll0|pll_config_clk                                                                                                                                                                              ; DUAL-REGIONAL CLOCK               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|fpga_sdram|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n                                                                                                                            ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                                                                                                                     ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                                                                                                                     ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                                                                                                                     ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                                                                                                                     ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer                                                                                                                     ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                                                                                                        ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                                                                                                        ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                                                                                                                        ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                                                                                                                        ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]                                                                                                                        ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                                                                                                                       ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                                                                                                                       ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                                                                                                                       ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                                                                                                                       ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]                                                                                                                       ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                                                                                                                   ; OFF                               ; QSF Assignment                                                             ;
; Global Signal                                                      ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                                                                                                                                              ; OFF                               ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[0]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[10]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[11]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[12]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[13]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[14]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[1]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[2]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[3]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[4]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[5]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[6]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[7]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[8]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_a[9]                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_ba[0]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_ba[1]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_ba[2]                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_cas_n                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_cke                                                                                                                                                                                                    ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_cs_n                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_odt                                                                                                                                                                                                    ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_ras_n                                                                                                                                                                                                  ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_reset_n                                                                                                                                                                                                ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Current Strength                                                   ; top                                         ;              ; fpga_memory_mem_we_n                                                                                                                                                                                                   ; MAXIMUM CURRENT                   ; QSF Assignment                                                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Physical Synthesis for Combinational Logic for Performance ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Perform Register Retiming for Performance                          ; top                                         ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ; OFF                               ; Compiler or HDL Assignment                                                 ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[0]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[10]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[11]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[12]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[13]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[14]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[15]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[16]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[17]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[18]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[19]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[1]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[20]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[21]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[22]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[23]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[24]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[25]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[26]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[27]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[28]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[29]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[2]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[30]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[31]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[3]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[4]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[5]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[6]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[7]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[8]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dq[9]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs[0]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs[1]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs[2]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs[3]                                                                                                                                                                                                 ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs_n[0]                                                                                                                                                                                               ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs_n[1]                                                                                                                                                                                               ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs_n[2]                                                                                                                                                                                               ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; fpga_memory_mem_dqs_n[3]                                                                                                                                                                                               ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Input Termination                                                  ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_ck                                                                                                                                                                                                     ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_ck_n                                                                                                                                                                                                   ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dm[0]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dm[1]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dm[2]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dm[3]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[0]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[10]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[11]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[12]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[13]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[14]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[15]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[16]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[17]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[18]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[19]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[1]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[20]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[21]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[22]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[23]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[24]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[25]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[26]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[27]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[28]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[29]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[2]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[30]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[31]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[3]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[4]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[5]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[6]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[7]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[8]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dq[9]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs[0]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs[1]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs[2]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs[3]                                                                                                                                                                                                 ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs_n[0]                                                                                                                                                                                               ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs_n[1]                                                                                                                                                                                               ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs_n[2]                                                                                                                                                                                               ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; fpga_memory_mem_dqs_n[3]                                                                                                                                                                                               ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dm[4]                                                                                                                                                                                                       ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; Output Termination                                                 ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[0]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[10]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[11]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[12]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[13]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[14]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[1]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[2]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[3]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[4]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[5]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[6]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[7]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[8]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_a[9]                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ba[0]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ba[1]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ba[2]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_cas_n                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ck                                                                                                                                                                                                     ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ck_n                                                                                                                                                                                                   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_cke                                                                                                                                                                                                    ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_cs_n                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dm[0]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dm[1]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dm[2]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dm[3]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[0]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[10]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[11]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[12]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[13]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[14]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[15]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[16]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[17]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[18]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[19]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[1]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[20]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[21]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[22]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[23]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[24]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[25]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[26]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[27]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[28]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[29]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[2]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[30]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[31]                                                                                                                                                                                                 ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[3]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[4]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[5]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[6]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[7]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[8]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dq[9]                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs[0]                                                                                                                                                                                                 ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs[1]                                                                                                                                                                                                 ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs[2]                                                                                                                                                                                                 ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs[3]                                                                                                                                                                                                 ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs_n[0]                                                                                                                                                                                               ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs_n[1]                                                                                                                                                                                               ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs_n[2]                                                                                                                                                                                               ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_dqs_n[3]                                                                                                                                                                                               ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_odt                                                                                                                                                                                                    ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_ras_n                                                                                                                                                                                                  ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_reset_n                                                                                                                                                                                                ; 1.5V                              ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_mem_we_n                                                                                                                                                                                                   ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; fpga_memory_oct_rzqin                                                                                                                                                                                                  ; SSTL-15                           ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dm[4]                                                                                                                                                                                                       ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                      ; SSTL-15 CLASS I                   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
; I/O Standard                                                       ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment                                                             ;
+--------------------------------------------------------------------+---------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                           ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]            ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------------+----------------------------+--------------------------+
; Placement (by node) ;                          ;                            ;                          ;
;     -- Requested    ; 30.36 % ( 4137 / 13626 ) ; 30.36 % ( 4137 / 13626 )   ; 0.00 % ( 0 / 13626 )     ;
;     -- Achieved     ; 30.36 % ( 4137 / 13626 ) ; 30.36 % ( 4137 / 13626 )   ; 0.00 % ( 0 / 13626 )     ;
;                     ;                          ;                            ;                          ;
; Routing (by net)    ;                          ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )         ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )         ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                           ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                    ;
; acl_iface_partition                       ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ; system:the_system|system_acl_iface:acl_iface                                                                                                       ;
; system_acl_iface_hps_hps_io_border:border ; User-created   ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                     ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                   ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved    ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 8661 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; acl_iface_partition                       ; 100.00 % ( 4137 / 4137 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; system_acl_iface_hps_hps_io_border:border ; 0.00 % ( 0 / 801 )       ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 27 )        ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+--------------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/diego/vitis_opencl/altera_test/vector_add/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,862 / 41,910        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 3,862                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,229 / 41,910        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,619                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,222                 ;       ;
;         [c] ALMs used for registers                         ; 1,388                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 720 / 41,910          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 353 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 313                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 13                    ;       ;
;         [c] Due to LAB input limits                         ; 27                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 655 / 4,191           ; 16 %  ;
;     -- Logic LABs                                           ; 655                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,905                 ;       ;
;     -- 7 input functions                                    ; 4                     ;       ;
;     -- 6 input functions                                    ; 974                   ;       ;
;     -- 5 input functions                                    ; 492                   ;       ;
;     -- 4 input functions                                    ; 915                   ;       ;
;     -- <=3 input functions                                  ; 2,520                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,666                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,251                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,014 / 83,820        ; 7 %   ;
;         -- Secondary logic registers                        ; 237 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,058                 ;       ;
;         -- Routing optimization registers                   ; 193                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 115 / 314             ; 37 %  ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 43 / 553              ; 8 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 119,152 / 5,662,720   ; 2 %   ;
; Total block memory implementation bits                      ; 440,320 / 5,662,720   ; 8 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 7                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 3.7% / 3.8% / 3.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.5% / 25.4% / 35.5% ;       ;
; Maximum fan-out                                             ; 5123                  ;       ;
; Highest non-global fan-out                                  ; 662                   ;       ;
; Total fan-out                                               ; 46332                 ;       ;
; Average fan-out                                             ; 3.36                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; acl_iface_partition   ; system_acl_iface_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2125 / 41910 ( 5 % )  ; 1737 / 41910 ( 4 % )  ; 0 / 41910 ( 0 % )                         ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2125                  ; 1737                  ; 0                                         ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2817 / 41910 ( 7 % )  ; 1413 / 41910 ( 3 % )  ; 0 / 41910 ( 0 % )                         ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1168                  ; 451                   ; 0                                         ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 729                   ; 493                   ; 0                                         ; 0                              ;
;         [c] ALMs used for registers                         ; 920                   ; 469                   ; 0                                         ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 721 / 41910 ( 2 % )   ; 1 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )                         ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 29 / 41910 ( < 1 % )  ; 325 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                         ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 313                   ; 0                                         ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 12                    ; 0                                         ; 0                              ;
;         [c] Due to LAB input limits                         ; 27                    ; 0                     ; 0                                         ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                       ; Low                            ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Total LABs:  partially or completely used                   ; 447 / 4191 ( 11 % )   ; 208 / 4191 ( 5 % )    ; 0 / 4191 ( 0 % )                          ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 447                   ; 208                   ; 0                                         ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Combinational ALUT usage for logic                          ; 3311                  ; 1594                  ; 0                                         ; 0                              ;
;     -- 7 input functions                                    ; 2                     ; 2                     ; 0                                         ; 0                              ;
;     -- 6 input functions                                    ; 635                   ; 339                   ; 0                                         ; 0                              ;
;     -- 5 input functions                                    ; 294                   ; 198                   ; 0                                         ; 0                              ;
;     -- 4 input functions                                    ; 627                   ; 288                   ; 0                                         ; 0                              ;
;     -- <=3 input functions                                  ; 1753                  ; 767                   ; 0                                         ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1048                  ; 618                   ; 0                                         ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                           ;                                ;
;         -- Primary logic registers                          ; 4175 / 83820 ( 5 % )  ; 1839 / 83820 ( 2 % )  ; 0 / 83820 ( 0 % )                         ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 172 / 83820 ( < 1 % ) ; 65 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                         ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                           ;                                ;
;         -- Design implementation registers                  ; 4204                  ; 1854                  ; 0                                         ; 0                              ;
;         -- Routing optimization registers                   ; 143                   ; 50                    ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                                         ; 0                              ;
; I/O pins                                                    ; 50                    ; 0                     ; 63                                        ; 2                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                       ; 0                              ;
; Total block memory bits                                     ; 49264                 ; 69888                 ; 0                                         ; 0                              ;
; Total block memory implementation bits                      ; 235520                ; 204800                ; 0                                         ; 0                              ;
; M10K block                                                  ; 23 / 553 ( 4 % )      ; 20 / 553 ( 3 % )      ; 0 / 553 ( 0 % )                           ; 0 / 553 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                           ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Connections                                                 ;                       ;                       ;                                           ;                                ;
;     -- Input Connections                                    ; 6692                  ; 3059                  ; 68                                        ; 387                            ;
;     -- Registered Input Connections                         ; 6378                  ; 2560                  ; 0                                         ; 0                              ;
;     -- Output Connections                                   ; 412                   ; 2666                  ; 92                                        ; 7036                           ;
;     -- Registered Output Connections                        ; 68                    ; 672                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Internal Connections                                        ;                       ;                       ;                                           ;                                ;
;     -- Total Connections                                    ; 30556                 ; 17833                 ; 5164                                      ; 7514                           ;
;     -- Registered Connections                               ; 17128                 ; 9794                  ; 100                                       ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; External Connections                                        ;                       ;                       ;                                           ;                                ;
;     -- Top                                                  ; 0                     ; 2680                  ; 46                                        ; 4378                           ;
;     -- acl_iface_partition                                  ; 2680                  ; 0                     ; 0                                         ; 3045                           ;
;     -- system_acl_iface_hps_hps_io_border:border            ; 46                    ; 0                     ; 114                                       ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 4378                  ; 3045                  ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Partition Interface                                         ;                       ;                       ;                                           ;                                ;
;     -- Input Ports                                          ; 13                    ; 402                   ; 11                                        ; 393                            ;
;     -- Output Ports                                         ; 45                    ; 412                   ; 41                                        ; 383                            ;
;     -- Bidir Ports                                          ; 57                    ; 57                    ; 57                                        ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Registered Ports                                            ;                       ;                       ;                                           ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 358                   ; 0                                         ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 353                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                       ;                                           ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                           ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 4                     ; 0                                         ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 1                     ; 0                                         ; 16                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 31                    ; 0                                         ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; emac_rx_clk      ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rx_ctl      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[0]      ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[1]      ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[2]      ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[3]      ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_clk_50      ; V11   ; 3B       ; 32           ; 0            ; 0            ; 952                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; Fitter               ; no        ;
; fpga_reset_n     ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_CLK     ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_DIR     ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_NXT     ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; uart_rx          ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; emac_mdc           ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_clk        ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_ctl        ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[0]        ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[1]        ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[2]        ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[3]        ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[0] ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[1] ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[2] ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[3] ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_usb1_STP       ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]   ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]   ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]   ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n   ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck      ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n    ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke     ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n    ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]   ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]   ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]   ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]   ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt     ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n   ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n    ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk             ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx            ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emac_mdio           ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_usb1_D0         ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D1         ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D2         ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D3         ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D4         ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D5         ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D6         ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D7         ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; i2c_scl             ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                        ;
; i2c_sda             ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[28]                                                                                                                                                                                                                                        ;
; led                 ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sd_cmd              ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; sd_d[0]             ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; sd_d[1]             ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; sd_d[2]             ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_d[3]             ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 1 / 68 ( 1 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 4 / 16 ( 25 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 7 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; emac_rxd[3]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; emac_rxd[1]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; emac_tx_ctl                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; emac_mdc                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; emac_rxd[0]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; emac_txd[2]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; emac_txd[0]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; led                             ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; uart_rx                         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; fpga_led_output[1]              ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 163        ; 4A             ; fpga_reset_n                    ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; sd_d[1]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; sd_clk                          ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; sd_d[3]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; sd_d[2]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; uart_tx                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; hps_usb1_D3                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; hps_usb1_STP                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; hps_usb1_D6                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; hps_usb1_D4                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; hps_usb1_D2                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; hps_usb1_D0                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; sd_d[0]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; emac_rxd[2]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; hps_usb1_D5                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; hps_usb1_NXT                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; emac_txd[3]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; hps_usb1_DIR                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; emac_mdio                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; hps_usb1_D7                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; hps_usb1_D1                     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; hps_usb1_CLK                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; emac_rx_clk                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; emac_rx_ctl                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; emac_txd[1]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; emac_tx_clk                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; fpga_clk_50                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; fpga_led_output[3]              ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; fpga_led_output[2]              ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; fpga_led_output[0]              ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; fpga_led_output[0] ; Missing drive strength and slew rate ;
; fpga_led_output[1] ; Missing drive strength and slew rate ;
; fpga_led_output[2] ; Missing drive strength and slew rate ;
; fpga_led_output[3] ; Missing drive strength and slew rate ;
; memory_mem_a[0]    ; Missing slew rate                    ;
; memory_mem_a[1]    ; Missing slew rate                    ;
; memory_mem_a[2]    ; Missing slew rate                    ;
; memory_mem_a[3]    ; Missing slew rate                    ;
; memory_mem_a[4]    ; Missing slew rate                    ;
; memory_mem_a[5]    ; Missing slew rate                    ;
; memory_mem_a[6]    ; Missing slew rate                    ;
; memory_mem_a[7]    ; Missing slew rate                    ;
; memory_mem_a[8]    ; Missing slew rate                    ;
; memory_mem_a[9]    ; Missing slew rate                    ;
; memory_mem_a[10]   ; Missing slew rate                    ;
; memory_mem_a[11]   ; Missing slew rate                    ;
; memory_mem_a[12]   ; Missing slew rate                    ;
; memory_mem_a[13]   ; Missing slew rate                    ;
; memory_mem_a[14]   ; Missing slew rate                    ;
; memory_mem_ba[0]   ; Missing slew rate                    ;
; memory_mem_ba[1]   ; Missing slew rate                    ;
; memory_mem_ba[2]   ; Missing slew rate                    ;
; memory_mem_cke     ; Missing slew rate                    ;
; memory_mem_cs_n    ; Missing slew rate                    ;
; memory_mem_ras_n   ; Missing slew rate                    ;
; memory_mem_cas_n   ; Missing slew rate                    ;
; memory_mem_we_n    ; Missing slew rate                    ;
; memory_mem_reset_n ; Missing slew rate                    ;
; memory_mem_odt     ; Missing slew rate                    ;
; emac_mdc           ; Missing drive strength and slew rate ;
; emac_tx_ctl        ; Missing drive strength and slew rate ;
; emac_tx_clk        ; Missing drive strength and slew rate ;
; emac_txd[0]        ; Missing drive strength and slew rate ;
; emac_txd[1]        ; Missing drive strength and slew rate ;
; emac_txd[2]        ; Missing drive strength and slew rate ;
; emac_txd[3]        ; Missing drive strength and slew rate ;
; hps_usb1_STP       ; Incomplete set of assignments        ;
; sd_clk             ; Missing drive strength and slew rate ;
; uart_tx            ; Missing drive strength and slew rate ;
; emac_mdio          ; Missing drive strength and slew rate ;
; hps_usb1_D0        ; Incomplete set of assignments        ;
; hps_usb1_D1        ; Incomplete set of assignments        ;
; hps_usb1_D2        ; Incomplete set of assignments        ;
; hps_usb1_D3        ; Incomplete set of assignments        ;
; hps_usb1_D4        ; Incomplete set of assignments        ;
; hps_usb1_D5        ; Incomplete set of assignments        ;
; hps_usb1_D6        ; Incomplete set of assignments        ;
; hps_usb1_D7        ; Incomplete set of assignments        ;
; sd_cmd             ; Missing drive strength and slew rate ;
; sd_d[0]            ; Missing drive strength and slew rate ;
; sd_d[1]            ; Missing drive strength and slew rate ;
; sd_d[2]            ; Missing drive strength and slew rate ;
; sd_d[3]            ; Missing drive strength and slew rate ;
; led                ; Missing drive strength and slew rate ;
; i2c_sda            ; Missing drive strength and slew rate ;
; i2c_scl            ; Missing drive strength and slew rate ;
; hps_usb1_CLK       ; Incomplete set of assignments        ;
; hps_usb1_DIR       ; Incomplete set of assignments        ;
; hps_usb1_NXT       ; Incomplete set of assignments        ;
; fpga_clk_50        ; Missing location assignment          ;
+--------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 559.999999 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; 3355443 / 16777216         ;
;     -- M Counter                                                                                                                                                                                                                                ; 11                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 139.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 279.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                    ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                     ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                       ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |top                                                                                                                         ; 3819.3 (1.0)         ; 4228.5 (1.0)                     ; 720.0 (0.0)                                       ; 310.8 (0.0)                      ; 0.0 (0.0)            ; 4905 (2)            ; 6251 (0)                  ; 226 (226)     ; 119152            ; 43    ; 0          ; 115  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; top                                                               ; work         ;
;    |async_counter_30:AC30|                                                                                                   ; 22.0 (22.0)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|async_counter_30:AC30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; async_counter_30                                                  ; work         ;
;    |system:the_system|                                                                                                       ; 3792.3 (0.0)         ; 4205.5 (0.0)                     ; 724.0 (0.0)                                       ; 310.8 (0.0)                      ; 0.0 (0.0)            ; 4873 (0)            ; 6221 (0)                  ; 0 (0)         ; 119152            ; 43    ; 0          ; 0    ; 0            ; |top|system:the_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system                                                            ; system       ;
;       |cra_ring_node:avs_vector_add_cra_cra_ring|                                                                            ; 24.1 (24.1)          ; 69.0 (69.0)                      ; 44.9 (44.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_node:avs_vector_add_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cra_ring_node                                                     ; system       ;
;       |cra_ring_root:cra_root|                                                                                               ; 9.5 (9.5)            ; 70.8 (70.8)                      ; 61.3 (61.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_root:cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cra_ring_root                                                     ; system       ;
;       |hello_world_system:hello_world_system|                                                                                ; 2064.4 (0.0)         ; 2653.7 (0.0)                     ; 617.7 (0.0)                                       ; 28.5 (0.0)                       ; 0.0 (0.0)            ; 3276 (0)            ; 4026 (0)                  ; 0 (0)         ; 49264             ; 23    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hello_world_system                                                ; system       ;
;          |global_memory_tree0_mod:global_memory_tree0_inst0|                                                                 ; 471.4 (0.0)          ; 860.2 (0.0)                      ; 389.5 (0.0)                                       ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 851 (0)             ; 1389 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; global_memory_tree0_mod                                           ; system       ;
;             |hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|                                      ; 20.8 (0.0)           ; 124.4 (0.0)                      ; 103.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hello_world_system_interconnect_1                                 ; system       ;
;                |acl_ic_slave_endpoint:s.s_endp|                                                                              ; 20.8 (0.0)           ; 124.4 (0.0)                      ; 103.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                             ; system       ;
;                   |acl_ic_slave_rrp:rrp|                                                                                     ; 20.8 (20.8)          ; 124.4 (124.4)                    ; 103.7 (103.7)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ic_slave_rrp                                                  ; system       ;
;             |hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|                                      ; 8.6 (0.0)            ; 126.1 (0.0)                      ; 117.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hello_world_system_interconnect_1                                 ; system       ;
;                |acl_ic_slave_endpoint:s.s_endp|                                                                              ; 8.6 (0.0)            ; 126.1 (0.0)                      ; 117.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                             ; system       ;
;                   |acl_ic_slave_rrp:rrp|                                                                                     ; 8.6 (8.6)            ; 126.1 (126.1)                    ; 117.5 (117.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ic_slave_rrp                                                  ; system       ;
;             |hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|                                            ; 442.0 (0.0)          ; 609.6 (0.0)                      ; 168.4 (0.0)                                       ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 851 (0)             ; 875 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; hello_world_system_interconnect_2                                 ; system       ;
;                |acl_arb2:a[0].a|                                                                                             ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_arb2                                                          ; system       ;
;                |acl_arb2:a[1].a|                                                                                             ; 95.8 (95.8)          ; 150.8 (150.8)                    ; 55.0 (55.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 329 (329)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_arb2                                                          ; system       ;
;                |acl_ic_master_endpoint:m[1].m_endp|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_master_endpoint                                            ; system       ;
;                |acl_ic_master_endpoint:m[2].m_endp|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_master_endpoint                                            ; system       ;
;                |acl_ic_slave_endpoint:s.s_endp|                                                                              ; 345.0 (1.7)          ; 456.3 (2.5)                      ; 112.0 (0.8)                                       ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 518 (3)             ; 872 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_slave_endpoint                                             ; system       ;
;                   |acl_ic_slave_rrp:rrp|                                                                                     ; 343.4 (26.7)         ; 453.8 (133.6)                    ; 111.2 (107.2)                                     ; 0.8 (0.3)                        ; 0.0 (0.0)            ; 515 (11)            ; 872 (266)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_slave_rrp                                                  ; system       ;
;                      |acl_ll_fifo:read_fifo|                                                                                 ; 316.7 (316.7)        ; 320.2 (320.2)                    ; 4.0 (4.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 504 (504)           ; 606 (606)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ll_fifo                                                       ; system       ;
;          |vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|                                                        ; 1593.0 (0.0)         ; 1793.5 (0.0)                     ; 228.2 (0.0)                                       ; 27.7 (0.0)                       ; 0.0 (0.0)            ; 2425 (0)            ; 2637 (0)                  ; 0 (0)         ; 49264             ; 23    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; vector_add_std_ic_partition_wrapper                               ; system       ;
;             |acl_id_iterator:vector_add_id_iter_inst_0|                                                                      ; 231.1 (2.3)          ; 237.3 (2.7)                      ; 15.5 (0.4)                                        ; 9.3 (0.1)                        ; 0.0 (0.0)            ; 403 (3)             ; 254 (1)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_id_iterator                                                   ; system       ;
;                |acl_fifo:group_id_fifo|                                                                                      ; 13.5 (0.0)           ; 14.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 17 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                          ; system       ;
;                   |scfifo:scfifo_component|                                                                                  ; 13.5 (0.0)           ; 14.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 17 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                                            ; work         ;
;                      |scfifo_25d1:auto_generated|                                                                            ; 13.5 (0.0)           ; 14.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 17 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                              ; scfifo_25d1                                                       ; work         ;
;                         |a_dpfifo_s7a1:dpfifo|                                                                               ; 13.5 (10.8)          ; 14.0 (11.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (17)             ; 17 (12)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_s7a1                                                     ; work         ;
;                            |altsyncram_1hn1:FIFOram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_1hn1                                                   ; work         ;
;                            |cntr_egb:rd_ptr_msb|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                     ; cntr_egb                                                          ; work         ;
;                            |cntr_fgb:wr_ptr|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                         ; cntr_fgb                                                          ; work         ;
;                            |cntr_rg7:usedw_counter|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                  ; cntr_rg7                                                          ; work         ;
;                |acl_work_item_iterator:work_item_iterator|                                                                   ; 215.3 (215.3)        ; 220.7 (220.7)                    ; 14.6 (14.6)                                       ; 9.2 (9.2)                        ; 0.0 (0.0)            ; 378 (378)           ; 236 (236)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_work_item_iterator                                            ; system       ;
;             |acl_kernel_finish_detector:vector_add_finish_detector|                                                          ; 146.5 (50.0)         ; 137.7 (41.0)                     ; 0.7 (0.5)                                         ; 9.5 (9.5)                        ; 0.0 (0.0)            ; 248 (55)            ; 215 (22)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_kernel_finish_detector                                        ; system       ;
;                |acl_multistage_accumulator:ndrange_completed|                                                                ; 48.0 (48.0)          ; 48.2 (48.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_multistage_accumulator                                        ; system       ;
;                |acl_multistage_accumulator:ndrange_sum|                                                                      ; 48.5 (48.5)          ; 48.5 (48.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_multistage_accumulator                                        ; system       ;
;             |acl_work_group_dispatcher:vector_add_workgroup_dispatcher|                                                      ; 147.7 (147.7)        ; 149.0 (149.0)                    ; 2.0 (2.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 291 (291)           ; 223 (223)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_work_group_dispatcher                                         ; system       ;
;             |vector_add_function_cra_slave:vector_add_cra_slave_inst|                                                        ; 92.7 (92.7)          ; 194.1 (194.1)                    ; 101.7 (101.7)                                     ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 64 (64)             ; 366 (366)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; vector_add_function_cra_slave                                     ; system       ;
;             |vector_add_top_wrapper_0:vector_add_inst_0|                                                                     ; 974.9 (0.0)          ; 1075.4 (0.0)                     ; 108.4 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 1419 (0)            ; 1579 (0)                  ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; vector_add_top_wrapper_0                                          ; system       ;
;                |vector_add_function_wrapper:kernel|                                                                          ; 974.9 (0.0)          ; 1075.4 (0.0)                     ; 108.4 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 1419 (0)            ; 1579 (0)                  ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; vector_add_function_wrapper                                       ; system       ;
;                   |acl_clock2x_holder:theacl_clock2x_dummy_consumer|                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|acl_clock2x_holder:theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_clock2x_holder                                                ; system       ;
;                   |vector_add_function:thevector_add_function|                                                               ; 974.9 (0.0)          ; 1074.9 (0.0)                     ; 107.9 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 1418 (0)            ; 1578 (0)                  ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function                                                                                                                                                                                                                                                                                                                                                                                                                                         ; vector_add_function                                               ; system       ;
;                      |bb_vector_add_B0:thebb_vector_add_B0|                                                                  ; 974.9 (0.0)          ; 1074.9 (0.0)                     ; 107.9 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 1418 (0)            ; 1578 (0)                  ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_vector_add_B0                                                  ; system       ;
;                         |bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|                                     ; 974.9 (78.1)         ; 1074.9 (91.0)                    ; 107.9 (13.5)                                      ; 7.9 (0.6)                        ; 0.0 (0.0)            ; 1418 (128)          ; 1578 (124)                ; 0 (0)         ; 49152             ; 22    ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region                                                                                                                                                                                                                                                                                                                                     ; bb_vector_add_B0_stall_region                                     ; system       ;
;                            |i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|                 ; 227.2 (0.0)          ; 254.7 (0.0)                      ; 29.8 (0.0)                                        ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 328 (0)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add                                                                                                                                                                                                                                                     ; i_load_unnamed_vector_add0_vector_add3                            ; system       ;
;                               |lsu_top:thei_load_unnamed_vector_add0_vector_add4|                                            ; 218.0 (0.0)          ; 245.6 (0.0)                      ; 29.6 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 342 (0)             ; 295 (0)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4                                                                                                                                                                                                   ; lsu_top                                                           ; system       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                          ; acl_reset_handler                                                 ; system       ;
;                                     |acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline                                                                     ; acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender    ; system       ;
;                                        |acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer      ; acl_std_synchronizer_nocut                                        ; system       ;
;                                  |lsu_streaming_read:streaming_read|                                                         ; 218.0 (129.9)        ; 244.1 (143.3)                    ; 28.1 (15.0)                                       ; 2.0 (1.5)                        ; 0.0 (0.0)            ; 341 (199)           ; 292 (128)                 ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read                                                                                                                                                                 ; lsu_streaming_read                                                ; system       ;
;                                     |acl_data_fifo:avm_buffer|                                                               ; 14.7 (0.0)           ; 22.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer                                                                                                                                        ; acl_data_fifo                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                  ; 6.3 (6.3)            ; 12.7 (12.7)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                                                     ; acl_data_fifo                                                     ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                         ; 8.3 (8.3)            ; 10.0 (10.0)                      ; 2.2 (2.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                                            ; acl_staging_reg                                                   ; system       ;
;                                     |lsu_burst_read_master:read_master|                                                      ; 73.5 (56.5)          ; 78.1 (58.3)                      ; 4.6 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (108)           ; 102 (70)                  ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master                                                                                                                               ; lsu_burst_read_master                                             ; system       ;
;                                        |scfifo:the_master_to_user_fifo|                                                      ; 17.0 (0.0)           ; 19.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo                                                                                                ; scfifo                                                            ; work         ;
;                                           |scfifo_dg61:auto_generated|                                                       ; 17.0 (0.0)           ; 19.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated                                                                     ; scfifo_dg61                                                       ; work         ;
;                                              |a_dpfifo_km61:dpfifo|                                                          ; 17.0 (8.5)           ; 19.7 (11.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 32 (13)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo                                                ; a_dpfifo_km61                                                     ; work         ;
;                                                 |altsyncram_34i1:FIFOram|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram                        ; altsyncram_34i1                                                   ; work         ;
;                                                 |cntr_igb:rd_ptr_msb|                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_igb:rd_ptr_msb                            ; cntr_igb                                                          ; work         ;
;                                                 |cntr_jgb:wr_ptr|                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr                                ; cntr_jgb                                                          ; work         ;
;                                                 |cntr_vg7:usedw_counter|                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter                         ; cntr_vg7                                                          ; work         ;
;                               |readdata_reg_unnamed_vector_add0_vector_add0:thereaddata_reg_unnamed_vector_add0_vector_add0| ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|readdata_reg_unnamed_vector_add0_vector_add0:thereaddata_reg_unnamed_vector_add0_vector_add0                                                                                                                                                        ; readdata_reg_unnamed_vector_add0_vector_add0                      ; system       ;
;                            |i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|                 ; 231.9 (0.0)          ; 249.7 (0.0)                      ; 20.0 (0.0)                                        ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 344 (0)             ; 333 (0)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add                                                                                                                                                                                                                                                     ; i_load_unnamed_vector_add1_vector_add8                            ; system       ;
;                               |lsu_top:thei_load_unnamed_vector_add1_vector_add9|                                            ; 223.0 (0.0)          ; 240.7 (0.0)                      ; 19.9 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 299 (0)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9                                                                                                                                                                                                   ; lsu_top                                                           ; system       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                          ; acl_reset_handler                                                 ; system       ;
;                                     |acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline                                                                     ; acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender    ; system       ;
;                                        |acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer      ; acl_std_synchronizer_nocut                                        ; system       ;
;                                  |lsu_streaming_read:streaming_read|                                                         ; 223.0 (131.0)        ; 239.2 (139.3)                    ; 18.4 (10.5)                                       ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 342 (199)           ; 296 (137)                 ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read                                                                                                                                                                 ; lsu_streaming_read                                                ; system       ;
;                                     |acl_data_fifo:avm_buffer|                                                               ; 18.2 (0.0)           ; 22.7 (0.0)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer                                                                                                                                        ; acl_data_fifo                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                  ; 7.0 (7.0)            ; 11.7 (11.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                                                     ; acl_data_fifo                                                     ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                         ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                                            ; acl_staging_reg                                                   ; system       ;
;                                     |lsu_burst_read_master:read_master|                                                      ; 73.8 (56.3)          ; 77.2 (58.2)                      ; 3.3 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (108)           ; 96 (68)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master                                                                                                                               ; lsu_burst_read_master                                             ; system       ;
;                                        |scfifo:the_master_to_user_fifo|                                                      ; 17.5 (0.0)           ; 19.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo                                                                                                ; scfifo                                                            ; work         ;
;                                           |scfifo_dg61:auto_generated|                                                       ; 17.5 (0.0)           ; 19.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated                                                                     ; scfifo_dg61                                                       ; work         ;
;                                              |a_dpfifo_km61:dpfifo|                                                          ; 17.5 (9.0)           ; 19.0 (10.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo                                                ; a_dpfifo_km61                                                     ; work         ;
;                                                 |altsyncram_34i1:FIFOram|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram                        ; altsyncram_34i1                                                   ; work         ;
;                                                 |cntr_igb:rd_ptr_msb|                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_igb:rd_ptr_msb                            ; cntr_igb                                                          ; work         ;
;                                                 |cntr_jgb:wr_ptr|                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr                                ; cntr_jgb                                                          ; work         ;
;                                                 |cntr_vg7:usedw_counter|                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter                         ; cntr_vg7                                                          ; work         ;
;                               |readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1| ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1                                                                                                                                                        ; readdata_reg_unnamed_vector_add1_vector_add1                      ; system       ;
;                            |i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|              ; 421.8 (0.0)          ; 464.6 (0.0)                      ; 44.7 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 601 (0)             ; 763 (0)                   ; 0 (0)         ; 16384             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add                                                                                                                                                                                                                                                  ; i_store_unnamed_vector_add2_vector_add13                          ; system       ;
;                               |lsu_top:thei_store_unnamed_vector_add2_vector_add14|                                          ; 421.8 (0.3)          ; 464.6 (0.3)                      ; 44.7 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 601 (0)             ; 763 (1)                   ; 0 (0)         ; 16384             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14                                                                                                                                                                                              ; lsu_top                                                           ; system       ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                  ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                     ; acl_reset_handler                                                 ; system       ;
;                                     |acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|   ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline                                                                ; acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender    ; system       ;
;                                        |acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|                      ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer ; acl_std_synchronizer_nocut                                        ; system       ;
;                                  |lsu_streaming_write:streaming_write|                                                       ; 420.8 (200.7)        ; 463.1 (209.1)                    ; 44.2 (9.9)                                        ; 2.0 (1.5)                        ; 0.0 (0.0)            ; 600 (348)           ; 759 (193)                 ; 0 (0)         ; 16384             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write                                                                                                                                                          ; lsu_streaming_write                                               ; system       ;
;                                     |acl_data_fifo:avm_buffer|                                                               ; 82.3 (0.0)           ; 105.2 (0.0)                      ; 23.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 336 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer                                                                                                                                 ; acl_data_fifo                                                     ; system       ;
;                                        |acl_data_fifo:fifo|                                                                  ; 7.8 (7.8)            ; 17.7 (17.7)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo                                                                                                              ; acl_data_fifo                                                     ; system       ;
;                                        |acl_staging_reg:staging_reg|                                                         ; 74.5 (74.5)          ; 87.5 (87.5)                      ; 13.5 (13.5)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg                                                                                                     ; acl_staging_reg                                                   ; system       ;
;                                     |scfifo:fifo_n[0].data_fifo|                                                             ; 17.0 (0.0)           ; 19.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 19.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 29 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 19.0 (10.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 29 (12)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[1].data_fifo|                                                             ; 17.2 (0.0)           ; 17.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.2 (0.0)           ; 17.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.2 (8.7)           ; 17.5 (9.0)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[2].data_fifo|                                                             ; 17.0 (0.0)           ; 19.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 19.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 19.2 (10.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[3].data_fifo|                                                             ; 17.0 (0.0)           ; 18.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 18.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 18.5 (10.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[4].data_fifo|                                                             ; 17.0 (0.0)           ; 18.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 18.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 18.0 (9.5)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[5].data_fifo|                                                             ; 17.0 (0.0)           ; 18.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 18.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 18.5 (10.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[6].data_fifo|                                                             ; 17.0 (0.0)           ; 19.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 17.0 (0.0)           ; 19.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 28 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.0 (8.5)           ; 19.2 (10.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 28 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                                     |scfifo:fifo_n[7].data_fifo|                                                             ; 18.7 (0.0)           ; 19.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo                                                                                                                               ; scfifo                                                            ; work         ;
;                                        |scfifo_qj91:auto_generated|                                                          ; 18.7 (1.3)           ; 19.0 (1.5)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (2)              ; 33 (2)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated                                                                                                    ; scfifo_qj91                                                       ; work         ;
;                                           |a_dpfifo_sk61:dpfifo|                                                             ; 17.3 (8.8)           ; 17.5 (9.0)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 31 (12)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo                                                                               ; a_dpfifo_sk61                                                     ; work         ;
;                                              |altsyncram_j0i1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram                                                       ; altsyncram_j0i1                                                   ; work         ;
;                                              |cntr_igb:rd_ptr_msb|                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_igb:rd_ptr_msb                                                           ; cntr_igb                                                          ; work         ;
;                                              |cntr_jgb:wr_ptr|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_jgb:wr_ptr                                                               ; cntr_jgb                                                          ; work         ;
;                                              |cntr_vg7:usedw_counter|                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|cntr_vg7:usedw_counter                                                        ; cntr_vg7                                                          ; work         ;
;                            |vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x|                                    ; 15.7 (15.7)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x                                                                                                                                                                                                                                                                        ; vector_add_B0_merge_reg                                           ; system       ;
;       |system_acl_iface:acl_iface|                                                                                           ; 1694.3 (0.5)         ; 1412.0 (0.5)                     ; 0.0 (0.0)                                         ; 282.3 (0.0)                      ; 0.0 (0.0)            ; 1594 (1)            ; 1904 (0)                  ; 0 (0)         ; 69888             ; 20    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_acl_iface                                                  ; system       ;
;          |altera_avalon_mm_bridge:pipe_stage_host_ctrl|                                                                      ; 68.9 (68.9)          ; 62.7 (62.7)                      ; 0.0 (0.0)                                         ; 6.2 (6.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_mm_bridge                                           ; system       ;
;          |altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|                                                    ; 126.6 (12.1)         ; 111.3 (11.3)                     ; 0.0 (0.0)                                         ; 15.2 (0.8)                       ; 0.0 (0.0)            ; 148 (22)            ; 136 (9)                   ; 0 (0)         ; 36864             ; 15    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_mm_clock_crossing_bridge                            ; system       ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                                                 ; 65.7 (53.2)          ; 55.5 (44.9)                      ; 0.0 (0.0)                                         ; 10.2 (8.2)                       ; 0.0 (0.0)            ; 71 (71)             ; 60 (32)                   ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_dc_fifo                                             ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                              ; 6.4 (0.0)            ; 5.4 (0.0)                        ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_dcfifo_synchronizer_bundle                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                  ; 0.9 (0.9)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                  ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                  ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                             ; 6.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                  ; 1.5 (1.5)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                  ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                        ; work         ;
;                   |altsyncram_g9j1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_g9j1                                                   ; work         ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                                                 ; 48.8 (36.3)          ; 44.5 (33.3)                      ; 0.0 (0.0)                                         ; 4.2 (3.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 67 (39)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_dc_fifo                                             ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                              ; 5.8 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_dcfifo_synchronizer_bundle                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                  ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                             ; 6.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_dcfifo_synchronizer_bundle                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                  ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                  ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                        ; work         ;
;                   |altsyncram_0aj1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_0aj1                                                   ; work         ;
;          |altera_reset_controller:rst_controller|                                                                            ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                           ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                         ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                        ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                           ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                         ; system       ;
;          |altera_reset_controller:rst_controller_002|                                                                        ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                           ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                         ; system       ;
;          |altera_reset_controller:rst_controller_003|                                                                        ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                           ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                         ; system       ;
;          |system_acl_iface_acl_kernel_clk:acl_kernel_clk|                                                                    ; 17.2 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_acl_iface_acl_kernel_clk                                   ; system       ;
;             |altera_reset_controller:rst_controller|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                           ; system       ;
;             |altera_reset_controller:rst_controller_002|                                                                     ; 8.5 (6.0)            ; 6.0 (4.5)                        ; 0.0 (0.0)                                         ; 2.5 (1.5)                        ; 0.0 (0.0)            ; 5 (4)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                           ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 2.5 (2.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                         ; system       ;
;             |sw_reset:pll_sw_reset|                                                                                          ; 8.4 (8.4)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sw_reset                                                          ; system       ;
;             |system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_acl_kernel_clk_kernel_pll                        ; system       ;
;                |altera_pll:altera_pll_i|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_pll                                                        ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_cyclonev_pll                                               ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_cyclonev_pll_base                                          ; work         ;
;          |system_acl_iface_acl_kernel_interface:acl_kernel_interface|                                                        ; 801.7 (0.0)          ; 682.8 (0.0)                      ; 0.0 (0.0)                                         ; 118.8 (0.0)                      ; 0.0 (0.0)            ; 635 (0)             ; 1121 (0)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_acl_iface_acl_kernel_interface                             ; system       ;
;             |altera_address_span_extender:address_span_extender_0|                                                           ; 24.6 (24.6)          ; 18.9 (18.9)                      ; 0.0 (0.0)                                         ; 5.7 (5.7)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_address_span_extender                                      ; system       ;
;             |altera_avalon_mm_bridge:kernel_cntrl|                                                                           ; 66.2 (66.2)          ; 61.0 (61.0)                      ; 0.0 (0.0)                                         ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_mm_bridge                                           ; system       ;
;             |altera_avalon_mm_bridge:kernel_cra|                                                                             ; 132.3 (132.3)        ; 117.4 (117.4)                    ; 0.0 (0.0)                                         ; 14.9 (14.9)                      ; 0.0 (0.0)            ; 21 (21)             ; 271 (271)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_mm_bridge                                           ; system       ;
;             |altera_reset_controller:reset_controller_sw|                                                                    ; 2.0 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                           ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                         ; system       ;
;             |altera_reset_controller:rst_controller|                                                                         ; 12.0 (7.7)           ; 8.5 (5.2)                        ; 0.0 (0.0)                                         ; 3.5 (2.5)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                           ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 2.3 (2.3)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                         ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                         ; system       ;
;             |altera_reset_controller:rst_controller_001|                                                                     ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                           ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                         ; system       ;
;             |altera_reset_controller:rst_controller_002|                                                                     ; 2.0 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                           ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                         ; system       ;
;             |irq_ena:irq_ena_0|                                                                                              ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; irq_ena                                                           ; system       ;
;             |mem_org_mode:mem_org_mode|                                                                                      ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; mem_org_mode                                                      ; system       ;
;             |sw_reset:sw_reset|                                                                                              ; 8.8 (8.8)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; sw_reset                                                          ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|                                      ; 45.4 (0.0)           ; 39.9 (0.0)                       ; 0.0 (0.0)                                         ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_acl_kernel_interface_mm_interconnect_0           ; system       ;
;                |altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|                                                          ; 11.6 (11.6)          ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 12 (12)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                    ; 1.8 (1.8)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                        ; system       ;
;                |altera_merlin_slave_agent:kernel_cra_s0_agent|                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|                                                 ; 21.4 (21.4)          ; 19.4 (19.4)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                       ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter|                                                 ; 9.8 (9.8)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                       ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|                                      ; 502.2 (0.0)          ; 420.5 (0.0)                      ; 0.0 (0.0)                                         ; 81.7 (0.0)                       ; 0.0 (0.0)            ; 453 (0)             ; 607 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_acl_kernel_interface_mm_interconnect_1           ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|                                         ; 28.2 (28.2)          ; 22.0 (22.0)                      ; 0.0 (0.0)                                         ; 6.2 (6.2)                        ; 0.0 (0.0)            ; 22 (22)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|                                           ; 19.6 (19.6)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 16 (16)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|                               ; 63.7 (63.7)          ; 46.9 (46.9)                      ; 0.0 (0.0)                                         ; 16.8 (16.8)                      ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|                                 ; 10.4 (10.4)          ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|                                                            ; 9.9 (9.9)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|                                                         ; 8.7 (8.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|                                                             ; 14.0 (14.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|                                                 ; 21.1 (21.1)          ; 17.3 (17.3)                      ; 0.0 (0.0)                                         ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 16 (16)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                                         ; 10.2 (10.2)          ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                             ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                                            ; 62.6 (0.0)           ; 54.7 (0.0)                       ; 0.0 (0.0)                                         ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                          ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 62.6 (60.6)          ; 54.7 (52.9)                      ; 0.0 (0.0)                                         ; 7.9 (7.7)                        ; 0.0 (0.0)            ; 11 (11)             ; 112 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                     ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                        ; 38.4 (0.0)           ; 30.9 (0.0)                       ; 0.0 (0.0)                                         ; 7.6 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                          ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 38.4 (36.4)          ; 30.9 (29.3)                      ; 0.0 (0.0)                                         ; 7.6 (7.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 63 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                  ; 1.1 (1.1)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                  ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                        ; 33.3 (0.0)           ; 30.1 (0.0)                       ; 0.0 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                          ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 33.3 (31.3)          ; 30.1 (28.3)                      ; 0.0 (0.0)                                         ; 3.2 (3.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 80 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                  ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                        ; 23.4 (0.0)           ; 20.4 (0.0)                       ; 0.0 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                          ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                 ; 23.4 (22.1)          ; 20.4 (19.1)                      ; 0.0 (0.0)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                    ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                     ; system       ;
;                |altera_merlin_master_agent:kernel_cntrl_m0_agent|                                                            ; 8.0 (8.0)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 13 (13)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                                        ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_cntl_agent|                                                ; 3.4 (1.9)            ; 2.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.8 (0.2)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                         ; system       ;
;                   |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                                  ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_slave_agent:mem_org_mode_s_agent|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_org_mode_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_slave_agent:sw_reset_s_agent|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_slave_agent:version_id_0_s_agent|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:version_id_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_slave_translator:address_span_extender_0_cntl_translator|                                      ; 4.5 (4.5)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_slave_translator:irq_ena_0_s_translator|                                                       ; 2.1 (2.1)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_slave_translator:mem_org_mode_s_translator|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_slave_translator:sw_reset_s_translator|                                                        ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_slave_translator:sys_description_rom_s1_translator|                                            ; 2.8 (2.8)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                                                    ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                    ; system       ;
;                |altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|                                                       ; 13.7 (13.7)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                                     ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|                                  ; 16.3 (16.3)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                       ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter|                                  ; 10.8 (10.8)          ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                       ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter|                                        ; 32.7 (32.7)          ; 29.7 (29.7)                      ; 0.0 (0.0)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                                       ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux|                                 ; 9.3 (9.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|                                       ; 10.3 (10.3)          ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                                                                                             ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_router    ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|                                     ; 35.4 (35.4)          ; 33.2 (33.2)                      ; 0.0 (0.0)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                           ; system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux   ; system       ;
;             |system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|                                  ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_acl_iface_acl_kernel_interface_sys_description_rom         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                        ; work         ;
;                   |altsyncram_2em1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_2em1                                                   ; work         ;
;          |system_acl_iface_hps:hps|                                                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_acl_iface_hps                                              ; system       ;
;             |system_acl_iface_hps_fpga_interfaces:fpga_interfaces|                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system_acl_iface_hps_fpga_interfaces                              ; system       ;
;             |system_acl_iface_hps_hps_io:hps_io|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_acl_iface_hps_hps_io                                       ; system       ;
;                |system_acl_iface_hps_hps_io_border:border|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_hps_hps_io_border                                ; system       ;
;                   |hps_sdram:hps_sdram_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram                                                         ; system       ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_mem_if_dll_cyclonev                                        ; system       ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_mem_if_hard_memory_controller_top_cyclonev                 ; system       ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_mem_if_oct_cyclonev                                        ; system       ;
;                      |hps_sdram_p0:p0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hps_sdram_p0                                                      ; system       ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; hps_sdram_p0_acv_hard_memphy                                      ; system       ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                                                                                                                             ; hps_sdram_p0_acv_hard_io_pads                                     ; system       ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_hard_addr_cmd_pads                               ; system       ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                                                                                                                     ; altddio_out                                                       ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                                                                                                                         ; ddio_out_uqe                                                      ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                                            ; hps_sdram_p0_clock_pair_generator                                 ; system       ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_generic_ddio                                         ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                                                                                                                                      ; hps_sdram_p0_generic_ddio                                         ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                                                                                                                                       ; hps_sdram_p0_generic_ddio                                         ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                                                                                                                                   ; hps_sdram_p0_generic_ddio                                         ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                              ; hps_sdram_p0_altdqdqs                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                              ; hps_sdram_p0_altdqdqs                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                              ; hps_sdram_p0_altdqdqs                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                              ; hps_sdram_p0_altdqdqs                                             ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                                  ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                       ; system       ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                                    ; hps_sdram_p0_acv_ldc                                              ; system       ;
;                      |hps_sdram_pll:pll|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; hps_sdram_pll                                                     ; system       ;
;          |system_acl_iface_mm_interconnect_0:mm_interconnect_0|                                                              ; 269.4 (0.0)          ; 200.7 (0.0)                      ; 0.0 (0.0)                                         ; 68.8 (0.0)                       ; 0.0 (0.0)            ; 279 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_mm_interconnect_0                                ; system       ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                       ; 152.8 (152.8)        ; 104.8 (104.8)                    ; 0.0 (0.0)                                         ; 48.0 (48.0)                      ; 0.0 (0.0)            ; 104 (104)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                             ; system       ;
;             |altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|                                  ; 2.5 (2.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                        ; system       ;
;             |altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|                        ; 86.7 (86.7)          ; 72.0 (72.0)                      ; 0.0 (0.0)                                         ; 14.8 (14.8)                      ; 0.0 (0.0)            ; 136 (136)           ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                   ; system       ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                            ; 27.3 (4.7)           ; 22.3 (3.2)                       ; 0.0 (0.0)                                         ; 5.0 (1.5)                        ; 0.0 (0.0)            ; 37 (5)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                               ; 22.7 (22.7)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 32 (32)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                  ; system       ;
;          |system_acl_iface_mm_interconnect_1:mm_interconnect_1|                                                              ; 363.3 (0.0)          ; 303.3 (0.0)                      ; 0.0 (0.0)                                         ; 60.0 (0.0)                       ; 0.0 (0.0)            ; 428 (0)             ; 291 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_mm_interconnect_1                                ; system       ;
;             |altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|                                                 ; 14.0 (14.0)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                                        ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_00n1                                                   ; work         ;
;             |altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|                                                   ; 68.3 (68.3)          ; 58.8 (58.8)                      ; 0.0 (0.0)                                         ; 9.5 (9.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                             ; system       ;
;             |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                        ; 72.7 (36.5)          ; 62.7 (31.0)                      ; 0.0 (0.0)                                         ; 10.0 (5.5)                       ; 0.0 (0.0)            ; 100 (54)            ; 28 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_axi_master_ni                                       ; system       ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                       ; 36.2 (36.2)          ; 31.7 (31.7)                      ; 0.0 (0.0)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 46 (46)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_address_alignment                                   ; system       ;
;             |altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|                                              ; 133.0 (0.0)          ; 110.5 (0.0)                      ; 0.0 (0.0)                                         ; 22.5 (0.0)                       ; 0.0 (0.0)            ; 152 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                       ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                             ; 133.0 (132.5)        ; 110.5 (110.2)                    ; 0.0 (0.0)                                         ; 22.5 (22.2)                      ; 0.0 (0.0)            ; 152 (151)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                  ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                    ; 0.5 (0.5)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_address_alignment                                   ; system       ;
;             |altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|                                                        ; 21.2 (4.4)           ; 17.5 (4.2)                       ; 0.0 (0.0)                                         ; 3.8 (0.2)                        ; 0.0 (0.0)            ; 27 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                         ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                               ; 16.8 (16.8)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                  ; system       ;
;             |system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|                                                             ; 52.0 (45.8)          ; 41.2 (36.5)                      ; 0.0 (0.0)                                         ; 10.8 (9.2)                       ; 0.0 (0.0)            ; 97 (91)             ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_acl_iface_mm_interconnect_1_cmd_mux                        ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                ; 6.2 (6.2)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                          ; system       ;
;             |system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux|                                                         ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_acl_iface_mm_interconnect_1_rsp_demux                      ; system       ;
;          |system_acl_iface_mm_interconnect_2:mm_interconnect_2|                                                              ; 38.2 (0.0)           ; 30.7 (0.0)                       ; 0.0 (0.0)                                         ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system_acl_iface_mm_interconnect_2                                ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo|                                                 ; 4.9 (4.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                             ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|                                                              ; 3.8 (3.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                             ; system       ;
;             |altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                        ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent|                                                      ; 1.2 (1.2)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                         ; system       ;
;             |altera_merlin_slave_agent:version_id_s_agent|                                                                   ; 1.3 (1.3)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:version_id_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                         ; system       ;
;             |altera_merlin_slave_translator:version_id_s_translator|                                                         ; 7.0 (7.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:version_id_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                    ; system       ;
;             |altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter|                                                  ; 5.2 (5.2)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                     ; system       ;
;             |system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux|                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_acl_iface_mm_interconnect_2_cmd_demux                      ; system       ;
;             |system_acl_iface_mm_interconnect_2_router:router|                                                               ; 2.7 (2.7)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_acl_iface_mm_interconnect_2_router                         ; system       ;
;             |system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|                                                             ; 10.4 (10.4)          ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_acl_iface_mm_interconnect_2_rsp_mux                        ; system       ;
;          |system_acl_iface_pll:pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_acl_iface_pll                                              ; system       ;
;             |altera_pll:altera_pll_i|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                                        ; work         ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; fpga_led_output[0]  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[1]  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[2]  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[3]  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; emac_mdc            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_ctl         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_clk         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_STP        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_clk              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; uart_tx             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; emac_mdio           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D0         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D1         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D2         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D3         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D4         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D5         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D6         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D7         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_d[0]             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_d[1]             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_d[2]             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sd_d[3]             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led                 ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_clk_50         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rxd[0]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rxd[1]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rxd[2]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rxd[3]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rx_clk         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; emac_rx_ctl         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; uart_rx             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_CLK        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_DIR        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_NXT        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; emac_mdio                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; hps_usb1_D0                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D1                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D2                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D3                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D4                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D5                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D6                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_usb1_D7                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sd_d[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; led                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; emac_rxd[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_ctl                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_usb1_CLK                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_usb1_DIR                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_usb1_NXT                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X84_Y6_N29                                ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_V11                                      ; 946     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AH17                                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X35_Y52_N23                               ; 29      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X34_Y56_N50                               ; 29      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y56_N30                         ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[2].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y56_N33                         ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y57_N15                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y57_N9                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~10                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y60_N27                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~11                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y60_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~12                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y60_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~13                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y59_N54                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~14                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y60_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~15                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y59_N57                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~16                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y59_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~17                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y58_N39                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~18                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y59_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~19                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y59_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~2                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y57_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~20                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y59_N30                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~21                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y60_N39                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~22                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y61_N54                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~23                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y61_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~24                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y61_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~25                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y61_N51                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~26                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y61_N45                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~27                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y63_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~28                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y63_N15                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~29                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y63_N39                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~3                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y57_N18                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~30                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y63_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~31                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y63_N57                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~32                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y63_N3                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~33                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y63_N9                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~34                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y63_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~35                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y62_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~36                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y63_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~37                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N39                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~38                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N27                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~39                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N57                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~4                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y57_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~40                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N45                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~41                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y60_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~42                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y60_N15                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~43                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y60_N3                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~44                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y60_N57                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~45                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y60_N3                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~46                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y60_N15                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~47                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y58_N27                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~48                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y57_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~49                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y58_N51                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~5                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y58_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~50                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y58_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~51                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y58_N30                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~52                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y58_N3                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~53                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y58_N9                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~54                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y59_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~55                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y59_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~56                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y59_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~57                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y59_N48                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~58                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y58_N15                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~59                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y58_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~6                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y58_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~60                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y59_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~61                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y59_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~62                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y59_N27                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~7                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y58_N33                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~8                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y61_N12                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~9                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y60_N6                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y61_N54                          ; 164     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y56_N27                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y56_N24                         ; 662     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y40_N12                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y40_N27                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y42_N21                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|global_id[0][31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y42_N9                           ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_0[15]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y42_N39                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_0[15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y41_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_1[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y39_N33                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_1[2]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y41_N57                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_2[13]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y40_N42                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_work_item_iterator:work_item_iterator|local_id_2[13]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y41_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|just_seen_last_in_group                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X36_Y40_N59                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|just_seen_last_in_group~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y42_N0                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_kernel_finish_detector:vector_add_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][74]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y35_N3                          ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|global_id_base_out[0][15]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y37_N48                          ; 60      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|global_id_base_out[0][15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y37_N36                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|group_id[1][21]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y38_N39                         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|group_id[1][21]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y37_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|group_id[2][23]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y36_N3                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|group_id[2][23]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y37_N0                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|started~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y37_N51                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_work_group_dispatcher:vector_add_workgroup_dispatcher|valid_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y37_N18                          ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y44_N48                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_0_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y43_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_0_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y43_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_0_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y43_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_2_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y44_N6                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_2_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y43_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_2_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y43_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_2_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y43_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_4_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y42_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_4_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y43_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_4_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y43_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|arguments_4_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y43_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|cra_output_readdatavalid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X72_Y32_N2                                ; 66      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[16]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y42_N9                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[24]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y41_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y42_N24                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_0_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y44_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_1_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y36_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_1_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N27                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_1_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_1_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y36_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_2_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y39_N12                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_2_q[16]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_2_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y39_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|local_size_reg_2_q[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y40_N51                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y36_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_0_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y36_N21                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_0_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y36_N12                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_0_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y36_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_1_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y39_N27                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_1_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_1_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y35_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_1_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y39_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_2_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y36_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_2_q[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y36_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_2_q[24]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y35_N15                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|num_groups_reg_2_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y36_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|start_NO_SHIFT_REG_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X43_Y39_N50                               ; 469     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|status_NO_SHIFT_REG_q[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y40_N24                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|status_NO_SHIFT_REG_q[11]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y39_N3                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|status_NO_SHIFT_REG_q[15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y39_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|status_NO_SHIFT_REG_q[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y39_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y36_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[16]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y36_N51                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[24]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y36_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_function_cra_slave:vector_add_cra_slave_inst|workgroup_size_NO_SHIFT_REG_q[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y36_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist0_i_arrayidx_vector_add_vector_add2_trunc_sel_x_b_1_0_backEN~1                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y45_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_0_s_tv_0[0]                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y47_N30                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_1_s_tv_0[0]                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y46_N6                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|SR_SE_redist2_i_arrayidx4_vector_add_vector_add12_dupName_0_trunc_sel_x_b_2_1_r_valid[0]                                                                                                                                                                                                                                                    ; FF_X34_Y47_N17                               ; 59      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|dreg[1]      ; FF_X25_Y49_N26                               ; 144     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|stall_out                                                                                                                   ; LABCELL_X43_Y59_N9                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                                                                            ; FF_X31_Y57_N14                               ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|address[13]~0                                                                                                                         ; LABCELL_X35_Y47_N12                          ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|_~0                                                    ; LABCELL_X33_Y45_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|_~4                                                    ; LABCELL_X33_Y45_N33                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|o_stall~0                                                                                                                                                               ; LABCELL_X33_Y45_N21                          ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|rm_ack~1                                                                                                                                                                ; LABCELL_X33_Y45_N51                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|rm_go~7                                                                                                                                                                 ; LABCELL_X33_Y45_N36                          ; 89      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|readdata_reg_unnamed_vector_add0_vector_add0:thereaddata_reg_unnamed_vector_add0_vector_add0|stall_in_not_or_readdata_reg_unnamed_vector_add0_vector_add0_valid_reg_q[0]                                                                                    ; MLABCELL_X34_Y47_N51                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|dreg[1]      ; FF_X39_Y49_N32                               ; 147     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|stall_out                                                                                                                   ; LABCELL_X37_Y53_N42                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                                                                            ; FF_X37_Y56_N41                               ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|length~0                                                                                                                              ; LABCELL_X37_Y53_N48                          ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|_~2                                                    ; LABCELL_X37_Y50_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|_~4                                                    ; LABCELL_X40_Y52_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|o_stall~0                                                                                                                                                               ; LABCELL_X35_Y49_N24                          ; 92      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|rm_ack~1                                                                                                                                                                ; MLABCELL_X39_Y51_N42                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|rm_go~7                                                                                                                                                                 ; LABCELL_X35_Y49_N33                          ; 89      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|readdata_reg_unnamed_vector_add1_vector_add1:thereaddata_reg_unnamed_vector_add1_vector_add1|stall_in_not_or_readdata_reg_unnamed_vector_add1_vector_add1_valid_reg_q[0]                                                                                    ; MLABCELL_X34_Y47_N48                         ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer|dreg[1] ; FF_X35_Y57_N59                               ; 426     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|stall_out                                                                                                            ; LABCELL_X37_Y57_N57                          ; 126     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid                                                                                                     ; FF_X37_Y57_N20                               ; 565     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|burst_begin~13                                                                                                                                                   ; LABCELL_X30_Y54_N54                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|c_length_reenc~0                                                                                                                                                 ; MLABCELL_X34_Y54_N6                          ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~0                                                                                                                                                           ; LABCELL_X37_Y60_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~1                                                                                                                                                           ; LABCELL_X37_Y58_N36                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~2                                                                                                                                                           ; LABCELL_X37_Y62_N39                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~3                                                                                                                                                           ; LABCELL_X37_Y63_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~4                                                                                                                                                           ; LABCELL_X37_Y61_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~5                                                                                                                                                           ; MLABCELL_X39_Y59_N48                         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~6                                                                                                                                                           ; LABCELL_X36_Y60_N24                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|comb~7                                                                                                                                                           ; LABCELL_X40_Y58_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[0]                                                                                                                                                  ; LABCELL_X35_Y57_N30                          ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[1]                                                                                                                                                  ; LABCELL_X35_Y54_N39                          ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[2]                                                                                                                                                  ; LABCELL_X35_Y57_N9                           ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[3]                                                                                                                                                  ; LABCELL_X35_Y57_N12                          ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[4]                                                                                                                                                  ; LABCELL_X35_Y57_N24                          ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[5]                                                                                                                                                  ; LABCELL_X35_Y57_N39                          ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[6]                                                                                                                                                  ; LABCELL_X35_Y57_N18                          ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|fifo_wrreq_n[7]                                                                                                                                                  ; LABCELL_X35_Y57_N42                          ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|go                                                                                                                                                               ; LABCELL_X35_Y54_N45                          ; 158     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|o_valid_int~0                                                                                                                                                    ; LABCELL_X35_Y54_N9                           ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X37_Y58_N6                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y62_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X37_Y62_N42                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y60_N18                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X37_Y63_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y63_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X40_Y62_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y61_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X37_Y61_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y61_N21                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X40_Y60_N54                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X36_Y60_N21                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X36_Y60_N48                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~4                                                                                   ; LABCELL_X40_Y58_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~0                                                                                   ; LABCELL_X36_Y61_N39                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|_~1                                                                                   ; LABCELL_X40_Y61_N21                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|wm_address[14]~0                                                                                                                                                 ; LABCELL_X30_Y54_N48                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|vector_add_B0_merge_reg:thevector_add_B0_merge_reg_aunroll_x|stall_in_not_or_vector_add_B0_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                         ; LABCELL_X37_Y45_N48                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y33_N39                          ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X56_Y33_N35                               ; 56      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y33_N30                          ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y61_N9                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y57_N3                           ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y54_N6                          ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y57_N18                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X48_Y52_N14                               ; 120     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X50_Y68_N26                               ; 115     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X48_Y43_N26                               ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X21_Y3_N26                                ; 443     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X18_Y3_N38                                ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y3_N2                                 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 5100    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][12]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y36_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y36_N33                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][24]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y36_N45                         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y35_N36                          ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X61_Y35_N38                               ; 54      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X62_Y35_N12                          ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X80_Y33_N48                          ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|use_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X80_Y33_N23                               ; 103     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y33_N42                          ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X88_Y34_N46                               ; 2236    ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X88_Y34_N57                          ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X65_Y34_N29                               ; 372     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X88_Y36_N38                               ; 36      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X59_Y36_N16                               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X66_Y36_N14                               ; 394     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X60_Y36_N15                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|slave_readdata                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X62_Y36_N53                               ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y33_N39                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y35_N33                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y34_N39                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y33_N18                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y33_N39                          ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X67_Y33_N0                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y36_N9                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y36_N45                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X84_Y36_N24                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y35_N48                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y35_N39                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y36_N12                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X65_Y36_N8                                ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y33_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y35_N33                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X67_Y33_N57                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y34_N24                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X62_Y35_N6                           ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mem_org_mode_s_agent|m0_write                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y35_N3                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y36_N45                          ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y35_N3                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y36_N33                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X78_Y36_N36                         ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always9~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y36_N0                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X63_Y36_N54                          ; 4       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2h_sdram0_READDATAVALID[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                       ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                      ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                      ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                      ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                                                                                                                       ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                                                                                                                                                        ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                                                                                                                                                         ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                                                                                                                                                                                                 ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                  ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                              ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                  ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                              ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                  ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                              ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                                                                                                                                  ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                                                                                                                              ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                                                                                                                         ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                                                                                                                                ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                                                                                                                                ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                                                                                                                                  ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y68_N24                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y65_N54                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y65_N45                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y65_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y65_N30                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N42                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y68_N42                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N24                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N33                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N48                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N57                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N39                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y65_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y66_N12                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y62_N33                          ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y59_N42                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y61_N33                         ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y68_N51                         ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y68_N27                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y34_N3                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y35_N27                          ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y34_N48                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y34_N51                         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y34_N6                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y34_N9                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X52_Y34_N2                                ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X52_Y34_N5                                ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X52_Y34_N14                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo|mem_used[3]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y33_N33                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|awready~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y36_N45                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y36_N24                          ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y33_N15                          ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y34_N6                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y33_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 249     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                   ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk_50                                                                                                                                                                                                                            ; PIN_V11                               ; 946     ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                   ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 5100    ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                   ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK7            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X88_Y34_N46                        ; 2236    ; Global Clock         ; GCLK11           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK10           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                                         ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 249     ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read~0                                                                                                                                                                                                                                                                                                                                             ; 662     ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg|r_valid ; 565     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                 ; Location                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|acl_id_iterator:vector_add_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 192          ; 4            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 768   ; 4                           ; 28                          ; 4                           ; 28                          ; 112                 ; 1           ; 0     ; None                ; M10K_X38_Y42_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0     ; None                ; M10K_X26_Y54_N0, M10K_X26_Y53_N0, M10K_X26_Y51_N0, M10K_X26_Y55_N0, M10K_X26_Y56_N0, M10K_X26_Y52_N0, M10K_X26_Y50_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0     ; None                ; M10K_X41_Y54_N0, M10K_X41_Y51_N0, M10K_X41_Y53_N0, M10K_X38_Y54_N0, M10K_X41_Y55_N0, M10K_X41_Y52_N0, M10K_X38_Y52_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[0].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X38_Y64_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[1].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X38_Y62_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[2].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X41_Y63_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[3].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X41_Y64_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[4].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X38_Y61_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[5].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X41_Y60_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[6].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X38_Y60_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_store_unnamed_vector_add2_vector_add13:thei_store_unnamed_vector_add2_vector_add|lsu_top:thei_store_unnamed_vector_add2_vector_add14|lsu_streaming_write:streaming_write|scfifo:fifo_n[7].data_fifo|scfifo_qj91:auto_generated|a_dpfifo_sk61:dpfifo|altsyncram_j0i1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None                ; M10K_X41_Y61_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 320          ; 64           ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 20480 ; 64                          ; 320                         ; 64                          ; 320                         ; 20480               ; 8           ; 0     ; None                ; M10K_X49_Y59_N0, M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0, M10K_X49_Y61_N0, M10K_X49_Y60_N0, M10K_X49_Y62_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0     ; None                ; M10K_X49_Y49_N0, M10K_X49_Y50_N0, M10K_X49_Y56_N0, M10K_X49_Y54_N0, M10K_X49_Y53_N0, M10K_X49_Y51_N0, M10K_X49_Y52_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 512          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 32768 ; 512                         ; 64                          ; --                          ; --                          ; 32768               ; 4           ; 0     ; sys_description.hex ; M10K_X69_Y36_N0, M10K_X69_Y33_N0, M10K_X69_Y35_N0, M10K_X69_Y34_N0                                                                     ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; Yes           ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                ; M10K_X58_Y34_N0                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 13,323 / 289,320 ( 5 % )  ;
; C12 interconnects                           ; 191 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 4,244 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 2,317 / 56,300 ( 4 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,493 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 332 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,341 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 286 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 435 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 5,800 / 130,992 ( 4 % )   ;
; R6 interconnects                            ; 9,283 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 114          ; 114          ; 0            ; 32           ; 115       ; 114          ; 0            ; 0            ; 0            ; 0            ; 2            ; 55           ; 80           ; 0            ; 0            ; 0            ; 0            ; 55           ; 25           ; 0            ; 0            ; 0            ; 55           ; 25           ; 115       ; 115       ; 41           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 115          ; 1            ; 1            ; 115          ; 83           ; 0         ; 1            ; 115          ; 115          ; 115          ; 115          ; 113          ; 60           ; 35           ; 115          ; 115          ; 115          ; 115          ; 60           ; 90           ; 115          ; 115          ; 115          ; 60           ; 90           ; 0         ; 0         ; 74           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; fpga_led_output[0]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[1]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[2]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[3]  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_a[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[13]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[14]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_odt      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[0]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[1]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[2]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[3]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_mdc            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_ctl         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_clk         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_STP        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_clk              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_tx             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dq[0]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[8]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[9]    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[10]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[11]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[12]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[13]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[14]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[15]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[16]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[17]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[18]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[19]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[20]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[21]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[22]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[23]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[24]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[25]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[26]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[27]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[28]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[29]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[30]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[31]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_mdio           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D0         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D1         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D2         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D3         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D4         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D5         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D6         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; hps_usb1_D7         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_cmd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; led                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_sda             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_scl             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_clk_50         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_oct_rzqin    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_clk         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_ctl         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_rx             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; hps_usb1_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; hps_usb1_DIR        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; hps_usb1_NXT        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_reset_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 655.7             ;
; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; 159.1             ;
; fpga_clk_50                                                                                               ; fpga_clk_50                                                                                               ; 103.8             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|prev_request[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1.219             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1844                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.907             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1847                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a93~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.907             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1948                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.888             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1952                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a132~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.882             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.850             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1907                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.844             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1949                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.842             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1916                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a168~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.837             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1919                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a165~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.837             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1836                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.833             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1943                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a141~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.832             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1956                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.832             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1935                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.827             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1951                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a133~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.822             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1950                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a134~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.815             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1913                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.813             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1940                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.812             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1831                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a109~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.812             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1858                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.805             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1903                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a181~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.802             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1841                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.799             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2030                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a198~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.796             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1580                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1581                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1524                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1525                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1523                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3761                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3766                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3765                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.791             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                  ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                                        ; 0.788             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.788             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1930                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a154~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.782             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1908                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a176~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.780             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[4]                                                                                                  ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                                        ; 0.774             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.773             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.772             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1953                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a131~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.771             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1936                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.770             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1894                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a190~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.769             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[2]                                                                                                  ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                                        ; 0.765             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1899                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a185~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.765             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1664                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.764             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1928                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a156~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.756             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1932                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a152~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1947                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a137~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.751             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1850                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.750             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1934                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.750             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1835                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a105~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.742             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.735             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a32~porta_address_reg0 ; 0.734             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2031                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a197~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.734             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1954                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a130~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.731             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1905                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.729             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1901                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a183~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.729             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1915                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a169~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.726             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1849                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a91~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.722             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1942                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.721             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1843                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a97~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1822                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1893                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a191~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1833                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a107~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.720             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1829                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a111~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.717             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1921                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.716             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                  ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add1_vector_add8:thei_load_unnamed_vector_add1_vector_add|lsu_top:thei_load_unnamed_vector_add1_vector_add9|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[5]                                                                                                                        ; 0.715             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1896                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.715             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1923                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.713             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1851                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a89~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.712             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1855                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a85~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.711             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1922                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.710             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1821                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.707             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1860                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.707             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1790                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4505                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2029                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a199~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.704             ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[150]                                                                                                                                                                                                                                                                                                                                                                                                       ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a150~porta_datain_reg0 ; 0.700             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1911                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a173~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.698             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1938                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a146~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.693             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1839                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a101~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.693             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1823                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.685             ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[151]                                                                                                                                                                                                                                                                                                                                                                                                       ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a151~porta_datain_reg0 ; 0.683             ;
; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[0]                                                                                                  ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|reads_pending[3]                                                                                                                        ; 0.677             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.673             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1873                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a67~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.670             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1791                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.670             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4506                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.670             ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[121]                                                                                                                                                                                                                                                                                                                                                                                                       ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a121~porta_datain_reg0 ; 0.669             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1856                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1863                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a77~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.664             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.662             ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[111]                                                                                                                                                                                                                                                                                                                                                                                                       ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a111~porta_datain_reg0 ; 0.660             ;
; system:the_system|hello_world_system:hello_world_system|global_memory_tree0_mod:global_memory_tree0_inst0|hello_world_system_interconnect_1:gmem0_.global_ic_preroutegmem0_router_2|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[97]                                                                                                                                                                                                                                                                                                                                                                                                        ; system:the_system|hello_world_system:hello_world_system|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst|vector_add_top_wrapper_0:vector_add_inst_0|vector_add_function_wrapper:kernel|vector_add_function:thevector_add_function|bb_vector_add_B0:thebb_vector_add_B0|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region|i_load_unnamed_vector_add0_vector_add3:thei_load_unnamed_vector_add0_vector_add|lsu_top:thei_load_unnamed_vector_add0_vector_add4|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram|ram_block1a97~porta_datain_reg0  ; 0.659             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1853                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a87~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.659             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+--------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                             ;
+------------------------------------------------+-------------------------------------------------------------+
; Option                                         ; Usage                                                       ;
+------------------------------------------------+-------------------------------------------------------------+
; Initialization file:                           ; /home/diego/vitis_opencl/altera_test/vector_add/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                         ;
; fit_enable_long_chain_qfbk_fix                 ; off                                                         ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                         ;
; fsv_skip_power_down                            ; on                                                          ;
+------------------------------------------------+-------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (171122): Fitter is preserving placement for 30.25 percent of the design from 0 Post-Fit partition(s) and 1 imported partition(s) of 4 total partition(s)
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 115 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 2168 fanout uses global clock CLKCTRL_G11
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 6782 fanout uses global clock CLKCTRL_G5
    Info (11162): fpga_clk_50~inputCLKENA0 with 950 fanout uses global clock CLKCTRL_G6
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 257 fanout uses global clock CLKCTRL_G2
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(22): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 22
Warning (332049): Ignored create_clock at top.sdc(22): Argument <targets> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 22
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): altera_reserved_tdi could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(23): altera_reserved_tck could not be matched with a clock File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 23
Warning (332049): Ignored set_input_delay at top.sdc(23): Argument <targets> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 23
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 23
Warning (332049): Ignored set_input_delay at top.sdc(23): Argument -clock is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(24): altera_reserved_tms could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 24
Warning (332049): Ignored set_input_delay at top.sdc(24): Argument <targets> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 24
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 24
Warning (332049): Ignored set_input_delay at top.sdc(24): Argument -clock is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 24
Warning (332174): Ignored filter at top.sdc(25): altera_reserved_tdo could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 25
Warning (332049): Ignored set_output_delay at top.sdc(25): Argument <targets> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 25
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 25
Warning (332049): Ignored set_output_delay at top.sdc(25): Argument -clock is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 25
Warning (332174): Ignored filter at top.sdc(31): fpga_button_pio[0] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 31
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): fpga_button_pio[1] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 32
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): fpga_dipsw_pio[0] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 33
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): fpga_dipsw_pio[1] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 34
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): fpga_dipsw_pio[2] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 35
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): fpga_dipsw_pio[3] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 36
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): fpga_led_pio[0] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): fpga_led_pio[1] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): fpga_led_pio[2] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): fpga_led_pio[3] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(43): hps_emac1_TX_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_emac1_TXD0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_emac1_TXD1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_emac1_TXD2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_emac1_TXD3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_emac1_MDC could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_emac1_TX_CTL could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_qspi_SS0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(51): hps_qspi_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 51
Warning (332049): Ignored set_false_path at top.sdc(51): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 51
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 51
Warning (332174): Ignored filter at top.sdc(52): hps_sdio_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(54): hps_spim0_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_spim0_MOSI could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_spim0_SS0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_uart0_TX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_can0_TX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_trace_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_trace_D0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_trace_D1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_trace_D2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_trace_D3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_trace_D4 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_trace_D5 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_trace_D6 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_trace_D7 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(69): hps_emac1_MDIO could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_qspi_IO0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_qspi_IO1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_qspi_IO2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_qspi_IO3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_sdio_CMD could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_sdio_D0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_sdio_D1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_sdio_D2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 77
Warning (332174): Ignored filter at top.sdc(78): hps_sdio_D3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 78
Warning (332049): Ignored set_false_path at top.sdc(78): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 78
Warning (332174): Ignored filter at top.sdc(87): hps_i2c0_SDA could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 87
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 87
Warning (332174): Ignored filter at top.sdc(88): hps_i2c0_SCL could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 88
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 88
Warning (332174): Ignored filter at top.sdc(89): hps_gpio_GPIO09 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 89
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 89
Warning (332174): Ignored filter at top.sdc(90): hps_gpio_GPIO35 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 90
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 90
Warning (332174): Ignored filter at top.sdc(91): hps_gpio_GPIO41 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 91
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 91
Warning (332174): Ignored filter at top.sdc(92): hps_gpio_GPIO42 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 92
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 92
Warning (332174): Ignored filter at top.sdc(93): hps_gpio_GPIO43 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 93
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 93
Warning (332174): Ignored filter at top.sdc(94): hps_gpio_GPIO44 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 94
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}]  File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 104
Warning (332049): Ignored set_false_path at top.sdc(105): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 105
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 105
Warning (332049): Ignored set_false_path at top.sdc(114): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 114
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 114
Warning (332049): Ignored set_false_path at top.sdc(115): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 115
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 115
Warning (332049): Ignored set_false_path at top.sdc(116): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 116
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 116
Warning (332049): Ignored set_false_path at top.sdc(117): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 117
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 117
Warning (332049): Ignored set_false_path at top.sdc(118): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 118
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 118
Warning (332049): Ignored set_false_path at top.sdc(119): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 119
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 119
Warning (332049): Ignored set_false_path at top.sdc(120): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 120
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 120
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(126): hps_spim0_MISO could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 126
Warning (332049): Ignored set_false_path at top.sdc(126): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 126
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 126
Warning (332174): Ignored filter at top.sdc(127): hps_uart0_RX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 127
Warning (332049): Ignored set_false_path at top.sdc(127): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 127
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 127
Warning (332174): Ignored filter at top.sdc(128): hps_can0_RX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 128
Warning (332049): Ignored set_false_path at top.sdc(128): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 128
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 128
Warning (332174): Ignored filter at top.sdc(138): led[0] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 138
Warning (332049): Ignored set_false_path at top.sdc(138): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 138
    Info (332050): set_false_path -from [get_ports {led[0]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 138
Warning (332174): Ignored filter at top.sdc(139): led[1] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 139
Warning (332049): Ignored set_false_path at top.sdc(139): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 139
    Info (332050): set_false_path -from [get_ports {led[1]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 139
Warning (332174): Ignored filter at top.sdc(140): led[2] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 140
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 140
    Info (332050): set_false_path -from [get_ports {led[2]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 140
Warning (332174): Ignored filter at top.sdc(141): led[3] could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 141
    Info (332050): set_false_path -from [get_ports {led[3]}] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(157): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 157
    Info (332050): set_false_path -from * -to [get_ports {led[0]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 157
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 158
    Info (332050): set_false_path -from * -to [get_ports {led[1]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 158
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 159
    Info (332050): set_false_path -from * -to [get_ports {led[2]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 159
Warning (332049): Ignored set_false_path at top.sdc(160): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 160
    Info (332050): set_false_path -from * -to [get_ports {led[3]}] File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 160
Warning (332174): Ignored filter at top.sdc(175): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 175
Warning (332049): Ignored set_false_path at top.sdc(175): Argument <from> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 175
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 175
Warning (332174): Ignored filter at top.sdc(176): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 176
Warning (332049): Ignored set_false_path at top.sdc(176): Argument <from> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 176
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 176
Warning (332174): Ignored filter at top.sdc(180): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 180
Warning (332049): Ignored set_min_delay at top.sdc(180): Argument <from> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 180
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5 File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 180
Warning (332049): Ignored set_min_delay at top.sdc(181): Argument <to> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 181
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0 File: /home/diego/vitis_opencl/altera_test/vector_add/top.sdc Line: 181
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(49): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(51): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/diego/vitis_opencl/altera_test/vector_add/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 54
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Warning (332060): Node: hps_usb1_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_usb1_CLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.570 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 256 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "PIN_V11" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:52
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:32
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:31
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69
Info (170194): Fitter routing operations ending: elapsed time is 00:01:02
Info (11888): Total time spent on timing analysis during the Fitter is 59.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:53
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: /home/diego/vitis_opencl/altera_test/vector_add/top.v Line: 87
Info (144001): Generated suppressed messages file /home/diego/vitis_opencl/altera_test/vector_add/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 264 warnings
    Info: Peak virtual memory: 3969 megabytes
    Info: Processing ended: Tue Sep 15 23:48:13 2020
    Info: Elapsed time: 00:05:18
    Info: Total CPU time (on all processors): 00:12:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/diego/vitis_opencl/altera_test/vector_add/top.fit.smsg.


