{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 07 19:40:39 2009 " "Info: Processing started: Sat Feb 07 19:40:39 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_verilog -c test_verilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_verilog -c test_verilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rslatch:comb_60\|comb~0 " "Warning: Node \"rslatch:comb_60\|comb~0\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "rom16:comb_61\|result SW\[14\] CLOCK_50 4.573 ns register " "Info: tsu for register \"rom16:comb_61\|result\" (data pin = \"SW\[14\]\", clock pin = \"CLOCK_50\") is 4.573 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.482 ns + Longest pin register " "Info: + Longest pin to register delay is 6.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.281 ns) + CELL(0.275 ns) 6.398 ns rom16:comb_61\|Mux0~28 2 COMB LCCOMB_X1_Y18_N0 1 " "Info: 2: + IC(5.281 ns) + CELL(0.275 ns) = 6.398 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'rom16:comb_61\|Mux0~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { SW[14] rom16:comb_61|Mux0~28 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.482 ns rom16:comb_61\|result 3 REG LCFF_X1_Y18_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.482 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 18.53 % ) " "Info: Total cell delay = 1.201 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.281 ns ( 81.47 % ) " "Info: Total interconnect delay = 5.281 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { SW[14] rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { SW[14] {} SW[14]~combout {} rom16:comb_61|Mux0~28 {} rom16:comb_61|result {} } { 0.000ns 0.000ns 5.281ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 1.873 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 1.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.537 ns) 1.873 ns rom16:comb_61\|result 2 REG LCFF_X1_Y18_N1 1 " "Info: 2: + IC(0.337 ns) + CELL(0.537 ns) = 1.873 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.01 % ) " "Info: Total cell delay = 1.536 ns ( 82.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 17.99 % ) " "Info: Total interconnect delay = 0.337 ns ( 17.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { SW[14] rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.482 ns" { SW[14] {} SW[14]~combout {} rom16:comb_61|Mux0~28 {} rom16:comb_61|result {} } { 0.000ns 0.000ns 5.281ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[10\] rom16:comb_61\|result 7.304 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[10\]\" through register \"rom16:comb_61\|result\" is 7.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 1.873 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 1.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.537 ns) 1.873 ns rom16:comb_61\|result 2 REG LCFF_X1_Y18_N1 1 " "Info: 2: + IC(0.337 ns) + CELL(0.537 ns) = 1.873 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.01 % ) " "Info: Total cell delay = 1.536 ns ( 82.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 17.99 % ) " "Info: Total interconnect delay = 0.337 ns ( 17.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.181 ns + Longest register pin " "Info: + Longest register to pin delay is 5.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom16:comb_61\|result 1 REG LCFF_X1_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(2.778 ns) 5.181 ns LEDR\[10\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.403 ns) + CELL(2.778 ns) = 5.181 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'LEDR\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { rom16:comb_61|result LEDR[10] } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 53.62 % ) " "Info: Total cell delay = 2.778 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.403 ns ( 46.38 % ) " "Info: Total interconnect delay = 2.403 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { rom16:comb_61|result LEDR[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.181 ns" { rom16:comb_61|result {} LEDR[10] {} } { 0.000ns 2.403ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { rom16:comb_61|result LEDR[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.181 ns" { rom16:comb_61|result {} LEDR[10] {} } { 0.000ns 2.403ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[17\] LEDR\[16\] 10.993 ns Longest " "Info: Longest tpd from source pin \"SW\[17\]\" to destination pin \"LEDR\[16\]\" is 10.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.229 ns) + CELL(0.438 ns) 6.519 ns rslatch:comb_60\|comb~1 2 COMB LCCOMB_X19_Y8_N8 1 " "Info: 2: + IC(5.229 ns) + CELL(0.438 ns) = 6.519 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 1; COMB Node = 'rslatch:comb_60\|comb~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { SW[17] rslatch:comb_60|comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(2.798 ns) 10.993 ns LEDR\[16\] 3 PIN PIN_AE12 0 " "Info: 3: + IC(1.676 ns) + CELL(2.798 ns) = 10.993 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { rslatch:comb_60|comb~1 LEDR[16] } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.088 ns ( 37.19 % ) " "Info: Total cell delay = 4.088 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.905 ns ( 62.81 % ) " "Info: Total interconnect delay = 6.905 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.993 ns" { SW[17] rslatch:comb_60|comb~1 LEDR[16] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.993 ns" { SW[17] {} SW[17]~combout {} rslatch:comb_60|comb~1 {} LEDR[16] {} } { 0.000ns 0.000ns 5.229ns 1.676ns } { 0.000ns 0.852ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "rom16:comb_61\|result SW\[12\] CLOCK_50 0.557 ns register " "Info: th for register \"rom16:comb_61\|result\" (data pin = \"SW\[12\]\", clock pin = \"CLOCK_50\") is 0.557 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 1.873 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 1.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.537 ns) 1.873 ns rom16:comb_61\|result 2 REG LCFF_X1_Y18_N1 1 " "Info: 2: + IC(0.337 ns) + CELL(0.537 ns) = 1.873 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.01 % ) " "Info: Total cell delay = 1.536 ns ( 82.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 17.99 % ) " "Info: Total interconnect delay = 0.337 ns ( 17.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.582 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'SW\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.150 ns) 1.498 ns rom16:comb_61\|Mux0~28 2 COMB LCCOMB_X1_Y18_N0 1 " "Info: 2: + IC(0.349 ns) + CELL(0.150 ns) = 1.498 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'rom16:comb_61\|Mux0~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { SW[12] rom16:comb_61|Mux0~28 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.582 ns rom16:comb_61\|result 3 REG LCFF_X1_Y18_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.582 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'rom16:comb_61\|result'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 77.94 % ) " "Info: Total cell delay = 1.233 ns ( 77.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 22.06 % ) " "Info: Total interconnect delay = 0.349 ns ( 22.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { SW[12] rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { SW[12] {} SW[12]~combout {} rom16:comb_61|Mux0~28 {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CLOCK_50 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { CLOCK_50 {} CLOCK_50~combout {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.337ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { SW[12] rom16:comb_61|Mux0~28 rom16:comb_61|result } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { SW[12] {} SW[12]~combout {} rom16:comb_61|Mux0~28 {} rom16:comb_61|result {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 07 19:40:39 2009 " "Info: Processing ended: Sat Feb 07 19:40:39 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
