# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ADS_do/lab5/src/o_generic_sr.vhd" \
"../../../../../ADS_do/lab5/src/ads_driver.vhd" \
"../../../../../ADS_do/lab5/src/gen_fun.vhd" \
"../../../../../ADS_do/lab5/src/virtual_dac.vhd" \
"../../../../ads_lab5_tests_do.ip_user_files/bd/daq_top_hw_test/ip/daq_top_hw_test_daq_adc_controller_0_0/sim/daq_top_hw_test_daq_adc_controller_0_0.vhd" \
"../../../../ads_lab5_tests_do.ip_user_files/bd/daq_top_hw_test/ip/daq_top_hw_test_virtual_gen_fun_0_0/sim/daq_top_hw_test_virtual_gen_fun_0_0.vhd" \
"../../../../ads_lab5_tests_do.ip_user_files/bd/daq_top_hw_test/sim/daq_top_hw_test.vhd" \
"../../../../../ADS_do/lab5/src/daq_top_hw_test/hdl/daq_top_hw_test_wrapper.vhd" \
"../../../../../ADS_do/lab5/sim/virtual_da_tb.vhd" \

# Do not sort compile order
nosort
