
---------- Begin Simulation Statistics ----------
final_tick                                80752755500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261717                       # Simulator instruction rate (inst/s)
host_mem_usage                                 849016                       # Number of bytes of host memory used
host_op_rate                                   329224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   382.09                       # Real time elapsed on the host
host_tick_rate                              211343287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     125794192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080753                       # Number of seconds simulated
sim_ticks                                 80752755500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           5058750                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     125794192                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data     47308684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.cpu.data     39515677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39515677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.164727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      7793007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7793007                       # number of ReadReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8050914                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8050914                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_hits::.cpu.data       702373                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total       702373                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.912759                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.912759                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data      7348541                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      7348541                       # number of WriteLineReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9593725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9593725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data      8890715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8890715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       703010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       703010                       # number of WriteReq misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     64953323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_hits::.cpu.data     49108765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49108765                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243938                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data     15844558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15844558                       # number of demand (read+write) misses
system.cpu.dcache.overall_accesses::.cpu.data     65018859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_hits::.cpu.data     49108765                       # number of overall hits
system.cpu.dcache.overall_hits::total        49108765                       # number of overall hits
system.cpu.dcache.overall_miss_rate::.cpu.data     0.244700                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244700                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data     15910094                       # number of overall misses
system.cpu.dcache.overall_misses::total      15910094                       # number of overall misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements               15893710                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2        12098                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              4.086642                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        145947812                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data 15800.242362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs          15910094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         145947812                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse         15800.242362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65018859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      8275691                       # number of writebacks
system.cpu.dcache.writebacks::total           8275691                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    47374220                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        154481                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    17644639                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        392711                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    135711380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135711380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.cpu.inst    135708527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135708527                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         2853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2853                       # number of ReadReq misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    135711380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135711380                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.cpu.inst    135708527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135708527                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         2853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2853                       # number of demand (read+write) misses
system.cpu.icache.overall_accesses::.cpu.inst    135711380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135711380                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.cpu.inst    135708527                       # number of overall hits
system.cpu.icache.overall_hits::total       135708527                       # number of overall hits
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         2853                       # number of overall misses
system.cpu.icache.overall_misses::total          2853                       # number of overall misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    127                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4         2726                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          47567.956537                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        271425613                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst  2408.703450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.294031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.294031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2726                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.332764                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2853                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         271425613                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse          2408.703450                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135711380                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          127                       # number of writebacks
system.cpu.icache.writebacks::total               127                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   135711380                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        161505572                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  161505572                       # Number of busy cycles
system.cpu.num_cc_register_reads             26576152                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3953451                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_func_calls                       69322                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             124833182                       # Number of integer alu accesses
system.cpu.num_int_insts                    124833182                       # number of integer instructions
system.cpu.num_int_register_reads           314540083                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332169                       # number of times the integer registers were written
system.cpu.num_load_insts                    47374160                       # Number of load instructions
system.cpu.num_mem_refs                      65018778                       # number of memory refs
system.cpu.num_store_insts                   17644618                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                960292      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683576     47.45%     48.21% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     48.31% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                      142      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                     241      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::MemRead                 47374078     37.66%     85.97% # Class of executed instruction
system.cpu.op_class::MemWrite                17644454     14.03%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  82      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  125794192                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     80752755500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.cpu.data      7348541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       7348541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_hits::.cpu.data            37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                37                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999995                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999995                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.cpu.data      7348504                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         7348504                       # number of InvalidateReq misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2845                       # number of ReadCleanReq misses
system.l2.ReadExReq_accesses::.cpu.data        703010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            703010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             21534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21534                       # number of ReadExReq hits
system.l2.ReadExReq_miss_rate::.cpu.data     0.969369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          681476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              681476                       # number of ReadExReq misses
system.l2.ReadSharedReq_accesses::.cpu.data      7858543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7858543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.cpu.data        164809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data      7693734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7693734                       # number of ReadSharedReq misses
system.l2.WritebackClean_accesses::.writebacks          127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              127                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      8275691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8275691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      8275691                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8275691                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8561553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8564406                       # number of demand (read+write) accesses
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               186343                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186351                       # number of demand (read+write) hits
system.l2.demand_miss_rate::.cpu.inst        0.997196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.978235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978241                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8375210                       # number of demand (read+write) misses
system.l2.demand_misses::total                8378055                       # number of demand (read+write) misses
system.l2.overall_accesses::.cpu.inst            2853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8561553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8564406                       # number of overall (read+write) accesses
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data              186343                       # number of overall hits
system.l2.overall_hits::total                  186351                       # number of overall hits
system.l2.overall_miss_rate::.cpu.inst       0.997196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.978235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978241                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2845                       # number of overall misses
system.l2.overall_misses::.cpu.data           8375210                       # number of overall misses
system.l2.overall_misses::total               8378055                       # number of overall misses
system.l2.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                       15656162                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       101053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7326                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.547707                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 47594055                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks   32058.285288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        93.180960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     93917.669882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.244585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.716535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                  15787271                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  47594055                       # Number of tag accesses
system.l2.tags.tagsinuse                 126069.136130                       # Cycle average of tags in use
system.l2.tags.total_refs                    24434069                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             7998495                       # number of writebacks
system.l2.writebacks::total                   7998495                       # number of writebacks
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       281848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           281848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            281848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         829713854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             829995702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      792393518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           281848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        829713854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1622389220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      792393518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            792393518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        22760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          22760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       67001680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67024440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     63987960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        63987960                       # Number of bytes written to this memory
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         8375210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8378055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7998495                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7998495                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            384.000004                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  80752755500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          31009058400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31009058400                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            384.000004                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  80752755500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          31009058400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            31009058400                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47044792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     47044792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47044792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    131012400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    131012400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               131012400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15726559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15726559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15726559                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15591674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31318233                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            7696579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7998495                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7593179                       # Transaction distribution
system.membus.trans_dist::ReadExReq            681476                       # Transaction distribution
system.membus.trans_dist::ReadExResp           681476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7696579                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       7348504                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      7348504                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     47713898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47719731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    134697952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              134721792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80752755500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoopTraffic                  63987960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31569109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002810                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31480410     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  88699      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31569109                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15893837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        88699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     31806784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          88699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                        15656162                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7861396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8275691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          127                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7618019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           703010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          703010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2853                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7858543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      7348541                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      7348541                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
