{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471895790340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471895790345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 21:56:30 2016 " "Processing started: Mon Aug 22 21:56:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471895790345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895790345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off De0LEDPanel -c De0LEDPanel " "Command: quartus_map --read_settings_files=on --write_settings_files=off De0LEDPanel -c De0LEDPanel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895790346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1471895791145 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1471895791145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808784 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer " "Found entity 1: cpu_timer" {  } { { "cpu/synthesis/submodules/cpu_timer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid " "Found entity 1: cpu_sysid" {  } { { "cpu/synthesis/submodules/cpu_sysid.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_led_pio " "Found entity 1: cpu_led_pio" {  } { { "cpu/synthesis/submodules/cpu_led_pio.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_scfifo_w " "Found entity 2: cpu_jtag_uart_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_scfifo_r " "Found entity 4: cpu_jtag_uart_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart " "Found entity 5: cpu_jtag_uart" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895808834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895808834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_ic_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_ic_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_bht_module " "Found entity 3: cpu_cpu_bht_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_dc_tag_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_dc_data_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_dc_victim_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_ociram_sp_ram_module " "Found entity 10: cpu_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_nios2_ocimem " "Found entity 11: cpu_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_nios2_avalon_reg " "Found entity 12: cpu_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_nios2_oci_break " "Found entity 13: cpu_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_nios2_oci_xbrk " "Found entity 14: cpu_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 1323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_nios2_oci_dbrk " "Found entity 15: cpu_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 1583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_nios2_oci_itrace " "Found entity 16: cpu_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_nios2_oci_td_mode " "Found entity 17: cpu_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_nios2_oci_dtrace " "Found entity 18: cpu_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_nios2_oci_fifo " "Found entity 22: cpu_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_nios2_oci_pib " "Found entity 23: cpu_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_nios2_oci_im " "Found entity 24: cpu_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_nios2_performance_monitors " "Found entity 25: cpu_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu " "Found entity 27: cpu_cpu" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_cpu_jtag_debug_module_sysclk" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_tck " "Found entity 1: cpu_cpu_jtag_debug_module_tck" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_cpu_jtag_debug_module_wrapper" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_mult_cell " "Found entity 1: cpu_cpu_mult_cell" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_oci_test_bench " "Found entity 1: cpu_cpu_oci_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_test_bench " "Found entity 1: cpu_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_cpu_test_bench.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK led_panel.v(37) " "Verilog HDL Declaration information at led_panel.v(37): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1471895809929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file led_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_panel " "Found entity 1: led_panel" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dimmer.v(48) " "Verilog HDL information at dimmer.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1471895809933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dimmer.v 1 1 " "Found 1 design units, including 1 entities, in source file dimmer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dimmer " "Found entity 1: dimmer" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ext_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_mem " "Found entity 1: ext_mem" {  } { { "ext_mem.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0ledpanel.v 1 1 " "Found 1 design units, including 1 entities, in source file de0ledpanel.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0LEDPanel " "Found entity 1: De0LEDPanel" {  } { { "de0ledpanel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895809937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895809937 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2122) " "Verilog HDL or VHDL warning at cpu_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1471895809964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2124) " "Verilog HDL or VHDL warning at cpu_cpu.v(2124): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2124 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1471895809964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(2280) " "Verilog HDL or VHDL warning at cpu_cpu.v(2280): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1471895809965 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_cpu.v(3104) " "Verilog HDL or VHDL warning at cpu_cpu.v(3104): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1471895809969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "De0LEDPanel " "Elaborating entity \"De0LEDPanel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1471895810096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "de0ledpanel.v" "pll" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810226 ""}  } { { "pll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895810226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895810279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895810279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_mem ext_mem:memory " "Elaborating entity \"ext_mem\" for hierarchy \"ext_mem:memory\"" {  } { { "de0ledpanel.v" "memory" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram ext_mem:memory\|dpram:ram_hi " "Elaborating entity \"dpram\" for hierarchy \"ext_mem:memory\|dpram:ram_hi\"" {  } { { "ext_mem.v" "ram_hi" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component " "Instantiated megafunction \"ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file De0LEDPanel_mem_init.hex " "Parameter \"init_file\" = \"De0LEDPanel_mem_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895810411 ""}  } { { "dpram.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895810411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2r1 " "Found entity 1: altsyncram_f2r1" {  } { { "db/altsyncram_f2r1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895810464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895810464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2r1 ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component\|altsyncram_f2r1:auto_generated " "Elaborating entity \"altsyncram_f2r1\" for hierarchy \"ext_mem:memory\|dpram:ram_hi\|altsyncram:altsyncram_component\|altsyncram_f2r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810464 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 512 H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel_mem_init.hex " "Memory depth (2048) in the design file differs from memory depth (512) in the Memory Initialization File \"H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel_mem_init.hex\" -- setting initial value for remaining addresses to 0" {  } { { "dpram.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1471895810480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_panel led_panel:led_panel " "Elaborating entity \"led_panel\" for hierarchy \"led_panel:led_panel\"" {  } { { "de0ledpanel.v" "led_panel" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 led_panel.v(115) " "Verilog HDL assignment warning at led_panel.v(115): truncated value with size 32 to match size of target (16)" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895810549 "|De0LEDPanel|led_panel:led_panel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led_panel.v(147) " "Verilog HDL assignment warning at led_panel.v(147): truncated value with size 32 to match size of target (8)" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895810549 "|De0LEDPanel|led_panel:led_panel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_panel.v(150) " "Verilog HDL assignment warning at led_panel.v(150): truncated value with size 32 to match size of target (4)" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895810549 "|De0LEDPanel|led_panel:led_panel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 led_panel.v(195) " "Verilog HDL assignment warning at led_panel.v(195): truncated value with size 32 to match size of target (6)" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895810549 "|De0LEDPanel|led_panel:led_panel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "de0ledpanel.v" "cpu" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu cpu:cpu\|cpu_cpu:cpu " "Elaborating entity \"cpu_cpu\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\"" {  } { { "cpu/synthesis/cpu.v" "cpu" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895810665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_test_bench cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_test_bench:the_cpu_cpu_test_bench " "Elaborating entity \"cpu_cpu_test_bench\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_test_bench:the_cpu_cpu_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_test_bench" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 6108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ic_data_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data " "Elaborating entity \"cpu_cpu_ic_data_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ic_data" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895811498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895811498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_data_module:cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ic_tag_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag " "Elaborating entity \"cpu_cpu_ic_tag_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ic_tag" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pig1 " "Found entity 1: altsyncram_pig1" {  } { { "db/altsyncram_pig1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_pig1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895811683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895811683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pig1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated " "Elaborating entity \"altsyncram_pig1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_bht_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht " "Elaborating entity \"cpu_cpu_bht_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_bht" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6g1 " "Found entity 1: altsyncram_i6g1" {  } { { "db/altsyncram_i6g1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_i6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895811868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895811868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6g1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_i6g1:auto_generated " "Elaborating entity \"altsyncram_i6g1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_bht_module:cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_i6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_register_bank_a_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a " "Elaborating entity \"cpu_cpu_register_bank_a_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_register_bank_a" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895811968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ikf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ikf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ikf1 " "Found entity 1: altsyncram_ikf1" {  } { { "db/altsyncram_ikf1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_ikf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895812053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895812053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ikf1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ikf1:auto_generated " "Elaborating entity \"altsyncram_ikf1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ikf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_register_bank_b_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b " "Elaborating entity \"cpu_cpu_register_bank_b_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_register_bank_b" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jkf1 " "Found entity 1: altsyncram_jkf1" {  } { { "db/altsyncram_jkf1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_jkf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895812332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895812332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jkf1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jkf1:auto_generated " "Elaborating entity \"altsyncram_jkf1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_tag_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag " "Elaborating entity \"cpu_cpu_dc_tag_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_tag" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eof1 " "Found entity 1: altsyncram_eof1" {  } { { "db/altsyncram_eof1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_eof1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895812586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895812586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eof1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated " "Elaborating entity \"altsyncram_eof1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_data_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data " "Elaborating entity \"cpu_cpu_dc_data_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_data" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 7975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895812771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895812771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_data_module:cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_dc_victim_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim " "Elaborating entity \"cpu_cpu_dc_victim_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_dc_victim" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 8105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895812955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895812955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_mult_cell cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell " "Elaborating entity \"cpu_cpu_mult_cell\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_mult_cell" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 9812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895812987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895813087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895813087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895813936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895813936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895813953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci " "Elaborating entity \"cpu_cpu_nios2_oci\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 10101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_debug cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug " "Elaborating entity \"cpu_cpu_nios2_oci_debug\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_debug" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altera_std_synchronizer" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_ocimem cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem " "Elaborating entity \"cpu_cpu_nios2_ocimem\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_ocimem" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_ociram_sp_ram_module cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram " "Elaborating entity \"cpu_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_ociram_sp_ram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_su71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_su71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_su71 " "Found entity 1: altsyncram_su71" {  } { { "db/altsyncram_su71.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_su71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895814860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895814860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_su71 cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_su71:auto_generated " "Elaborating entity \"altsyncram_su71\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem\|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_su71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895814860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_avalon_reg cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_cpu_nios2_avalon_reg\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_avalon_reg" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_break cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break " "Elaborating entity \"cpu_cpu_nios2_oci_break\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_break" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_xbrk cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_xbrk" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_dbrk cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_dbrk" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_itrace cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_cpu_nios2_oci_itrace\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_itrace" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_dtrace cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_dtrace" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_td_mode cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_cpu_nios2_oci_fifo\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895815909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_compute_input_tm_cnt cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo_wrptr_inc cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_fifo_cnt_inc cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_oci_test_bench cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench " "Elaborating entity \"cpu_cpu_oci_test_bench\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo\|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_oci_test_bench" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816226 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_cpu_oci_test_bench " "Entity \"cpu_cpu_oci_test_bench\" contains only dangling pins" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_oci_test_bench" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 2626 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1471895816226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_pib cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib " "Elaborating entity \"cpu_cpu_nios2_oci_pib\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_pib" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_nios2_oci_im cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im " "Elaborating entity \"cpu_cpu_nios2_oci_im\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_im" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_wrapper cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_cpu_jtag_debug_module_wrapper\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_jtag_debug_module_wrapper" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_tck cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_cpu_jtag_debug_module_tck\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "the_cpu_cpu_jtag_debug_module_tck" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_jtag_debug_module_sysclk cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_cpu_jtag_debug_module_sysclk\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "the_cpu_cpu_jtag_debug_module_sysclk" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\"" {  } { { "cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" "cpu_cpu_jtag_debug_module_phy" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895816601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci\|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart cpu:cpu\|cpu_jtag_uart:jtag_uart " "Elaborating entity \"cpu_jtag_uart\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\"" {  } { { "cpu/synthesis/cpu.v" "jtag_uart" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_w cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w " "Elaborating entity \"cpu_jtag_uart_scfifo_w\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_w" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "wfifo" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895817838 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895817838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895817884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895817884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895817906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895817906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895817937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895817937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895817937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895818022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895818022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895818107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895818107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895818185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895818185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_r cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r " "Elaborating entity \"cpu_jtag_uart_scfifo_r\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_r" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "cpu_jtag_uart_alt_jtag_atlantic" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818666 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895818666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"cpu:cpu\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_led_pio cpu:cpu\|cpu_led_pio:led_pio " "Elaborating entity \"cpu_led_pio\" for hierarchy \"cpu:cpu\|cpu_led_pio:led_pio\"" {  } { { "cpu/synthesis/cpu.v" "led_pio" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_onchip_memory2_0 cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cpu_onchip_memory2_0\" for hierarchy \"cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cpu/synthesis/cpu.v" "onchip_memory2_0" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_onchip_memory2_0.hex " "Parameter \"init_file\" = \"cpu_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895818862 ""}  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895818862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlc1 " "Found entity 1: altsyncram_dlc1" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_dlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895818915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895818915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlc1 cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dlc1:auto_generated " "Elaborating entity \"altsyncram_dlc1\" for hierarchy \"cpu:cpu\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895818915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sysid cpu:cpu\|cpu_sysid:sysid " "Elaborating entity \"cpu_sysid\" for hierarchy \"cpu:cpu\|cpu_sysid:sysid\"" {  } { { "cpu/synthesis/cpu.v" "sysid" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_timer cpu:cpu\|cpu_timer:timer " "Elaborating entity \"cpu_timer\" for hierarchy \"cpu:cpu\|cpu_timer:timer\"" {  } { { "cpu/synthesis/cpu.v" "timer" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu/synthesis/cpu.v" "mm_interconnect_0" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "led_pio_s1_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "timer_s1_translator" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_agent" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895819987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu_mm_interconnect_0_router_004\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_004" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004_default_decode cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_002 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux_002 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:cpu\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:cpu\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:cpu\|cpu_irq_mapper:irq_mapper\"" {  } { { "cpu/synthesis/cpu.v" "irq_mapper" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:cpu\|altera_reset_controller:rst_controller\"" {  } { { "cpu/synthesis/cpu.v" "rst_controller" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dimmer dimmer:dimmer " "Elaborating entity \"dimmer\" for hierarchy \"dimmer:dimmer\"" {  } { { "de0ledpanel.v" "dimmer" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895820573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dimmer.v(60) " "Verilog HDL assignment warning at dimmer.v(60): truncated value with size 32 to match size of target (2)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820573 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dimmer.v(82) " "Verilog HDL assignment warning at dimmer.v(82): truncated value with size 32 to match size of target (6)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820573 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dimmer.v(85) " "Verilog HDL assignment warning at dimmer.v(85): truncated value with size 32 to match size of target (5)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820573 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dimmer.v(115) " "Verilog HDL assignment warning at dimmer.v(115): truncated value with size 32 to match size of target (8)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820573 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dimmer.v(124) " "Verilog HDL assignment warning at dimmer.v(124): truncated value with size 32 to match size of target (8)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820588 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dimmer.v(133) " "Verilog HDL assignment warning at dimmer.v(133): truncated value with size 32 to match size of target (8)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820588 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dimmer.v(143) " "Verilog HDL assignment warning at dimmer.v(143): truncated value with size 32 to match size of target (11)" {  } { { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471895820588 "|De0LEDPanel|dimmer:dimmer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu/synthesis/submodules/cpu_cpu.v" "the_cpu_cpu_nios2_oci_itrace" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 3558 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1471895822013 "|De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1471895823075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.08.22.21:57:10 Progress: Loading slddddcd422/alt_sld_fab_wrapper_hw.tcl " "2016.08.22.21:57:10 Progress: Loading slddddcd422/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895830514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895834487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895834820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895837925 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1471895838710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddddcd422/alt_sld_fab.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839473 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895839595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895839595 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471895846355 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1471895846355 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1471895846355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895846456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846456 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895846456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895846509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895846509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895846556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|cpu_cpu:cpu\|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1471895846556 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1471895846556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471895846609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895846609 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1471895848258 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1471895848258 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1471895848343 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1471895848343 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1471895848343 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1471895848343 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1471895848343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1471895848359 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } } { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 46 -1 0 } } { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 45 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 6003 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 5592 -1 0 } } { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v" 393 -1 0 } } { "dimmer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v" 59 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 1012 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 6035 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 9211 -1 0 } } { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "cpu/synthesis/submodules/cpu_cpu.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v" 5967 -1 0 } } { "cpu/synthesis/submodules/cpu_timer.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1471895848628 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1471895848628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895851412 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[0\] High " "Register led_panel:led_panel\|time_slice_time\[0\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[6\] High " "Register led_panel:led_panel\|time_slice_time\[6\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[5\] High " "Register led_panel:led_panel\|time_slice_time\[5\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[4\] High " "Register led_panel:led_panel\|time_slice_time\[4\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[3\] High " "Register led_panel:led_panel\|time_slice_time\[3\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_panel:led_panel\|time_slice_time\[2\] High " "Register led_panel:led_panel\|time_slice_time\[2\] will power up to High" {  } { { "led_panel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1471895851698 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1471895851698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471895855273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895855764 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1471895856369 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1471895856369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895856622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg " "Generated suppressed messages file H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895857772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1471895861080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471895861080 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v" 103 0 0 } } { "de0ledpanel.v" "" { Text "H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v" 91 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1471895861343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4607 " "Implemented 4607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1471895861713 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1471895861713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4260 " "Implemented 4260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1471895861713 ""} { "Info" "ICUT_CUT_TM_RAMS" "311 " "Implemented 311 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1471895861713 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1471895861713 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1471895861713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1471895861713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471895861860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 21:57:41 2016 " "Processing ended: Mon Aug 22 21:57:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471895861860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471895861860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471895861860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1471895861860 ""}
