// Seed: 1072596224
module module_0 (
    output wand id_0,
    input uwire id_1,
    output supply1 id_2
);
  always @(1 or posedge id_1 or negedge 1) id_0 = !0;
  module_2();
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign id_1 = id_3 ? (1) : 1;
  module_0(
      id_1, id_2, id_0
  );
endmodule
module module_2 ();
  always @(id_1 or posedge 1) begin
    begin
      release id_1;
      id_1 <= id_1;
      id_1 <= id_1;
      id_1 <= id_1;
    end
  end
  wire id_2 = id_2;
  tri1 id_3 = 1'b0;
endmodule
