
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.239301                       # Number of seconds simulated
sim_ticks                                2239301128500                       # Number of ticks simulated
final_tick                               2239301128500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173393                       # Simulator instruction rate (inst/s)
host_op_rate                                   285532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              776559167                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835448                       # Number of bytes of host memory used
host_seconds                                  2883.62                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           93536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533600480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533694016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        93536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532080960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532080960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16675015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16677938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16627530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16627530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238288845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238330615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       237610276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            237610276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       237610276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238288845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475940892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16677938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16627530                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16677938                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16627530                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067368384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534619392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533694016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532080960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8274083                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        14777                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1044147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521987                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2239288110500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16677938                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16627530                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16677630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2005368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    798.849775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   621.104391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.872329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       218691     10.91%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81079      4.04%     14.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61217      3.05%     18.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        82777      4.13%     22.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68413      3.41%     25.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65584      3.27%     28.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        64393      3.21%     32.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        79007      3.94%     35.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1284207     64.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2005368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.987717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.906273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.057831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521369    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.208697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515690     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5635      1.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521376                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122474274750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435179856000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83388155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7343.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26093.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       476.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15329102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7696589                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67234.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7596461880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4144894875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65047975200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27066590640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146259821760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         611253545940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         807389439750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1668758730045                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.216252                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1331571403000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   74774960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  832948252000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7564120200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4127248125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65037546600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27063622800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         146259821760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         605760719850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         812207716500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1668020795835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.886709                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1339625709750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   74774960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  824893959000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4478602257                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4478602257                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16848974                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.929814                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254824562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16849998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.123121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         435815500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.929814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2190246478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2190246478                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157037578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157037578                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97786984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97786984                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254824562                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254824562                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254824562                       # number of overall hits
system.cpu.dcache.overall_hits::total       254824562                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       176812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        176812                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16673186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16673186                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16849998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16849998                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16849998                       # number of overall misses
system.cpu.dcache.overall_misses::total      16849998                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8860650500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8860650500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1300031137500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1300031137500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1308891788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1308891788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1308891788000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1308891788000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145668                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062023                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50113.400109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50113.400109                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77971.368969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77971.368969                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77679.047084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77679.047084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77679.047084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77679.047084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16772279                       # number of writebacks
system.cpu.dcache.writebacks::total          16772279                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       176812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       176812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16673186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16673186                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16849998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16849998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16849998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16849998                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8683838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8683838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1283357951500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1283357951500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1292041790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1292041790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1292041790000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1292041790000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49113.400109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49113.400109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76971.368969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76971.368969                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76679.047084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76679.047084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76679.047084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76679.047084                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse          1646.779087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675350739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          231047.122477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1646.779087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.402046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.402046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2898                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402832219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402832219                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675350739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675350739                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675350739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675350739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675350739                       # number of overall hits
system.cpu.icache.overall_hits::total       675350739                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2923                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2923                       # number of overall misses
system.cpu.icache.overall_misses::total          2923                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    234470500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234470500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    234470500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234470500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    234470500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234470500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80215.703045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80215.703045                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80215.703045                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80215.703045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80215.703045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80215.703045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2923                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2923                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    231547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    231547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    231547500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231547500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79215.703045                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79215.703045                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79215.703045                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79215.703045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79215.703045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79215.703045                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16647822                       # number of replacements
system.l2.tags.tagsinuse                 31879.823164                       # Cycle average of tags in use
system.l2.tags.total_refs                      330958                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16680279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.019841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25495.476178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        199.812746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6184.534239                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.778060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.188737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990509                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67055385                       # Number of tag accesses
system.l2.tags.data_accesses                 67055385                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16772279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16772279                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              82944                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82944                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          92039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92039                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                174983                       # number of demand (read+write) hits
system.l2.demand_hits::total                   174983                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               174983                       # number of overall hits
system.l2.overall_hits::total                  174983                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16590242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16590242                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2923                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        84773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84773                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2923                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16675015                       # number of demand (read+write) misses
system.l2.demand_misses::total               16677938                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2923                       # number of overall misses
system.l2.overall_misses::cpu.data           16675015                       # number of overall misses
system.l2.overall_misses::total              16677938                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257477260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257477260500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    227163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227163000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7452210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7452210500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     227163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1264929471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1265156634000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    227163000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1264929471000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1265156634000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16772279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16772279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16673186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16673186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       176812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        176812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2923                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16849998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16852921                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2923                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16849998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16852921                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995025                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.479453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479453                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.989615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989617                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.989615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989617                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75796.197578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75796.197578                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77715.703045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77715.703045                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87907.830323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87907.830323                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77715.703045                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75857.771102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75858.096726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77715.703045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75857.771102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75858.096726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16627530                       # number of writebacks
system.l2.writebacks::total                  16627530                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2825                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2825                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16590242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16590242                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2923                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        84773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84773                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16675015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16677938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16675015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16677938                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091574840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091574840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    197933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6604480500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6604480500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    197933000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1098179321000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1098377254000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    197933000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1098179321000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1098377254000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.479453                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479453                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.989615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.989615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989617                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65796.197578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65796.197578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67715.703045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67715.703045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77907.830323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77907.830323                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67715.703045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65857.771102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65858.096726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67715.703045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65857.771102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65858.096726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              87696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16627530                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14777                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16590242                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16590242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49998183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49998183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49998183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065774976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065774976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065774976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33320245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33320245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33320245                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66575332500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54455702000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33701920                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16848999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8340                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            179735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33399809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16673186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16673186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       176812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50548970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50554841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075912864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1076007200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16647822                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33500743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33492403     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8340      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33500743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25237112000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2923000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16849998000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
