Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 16:51:12 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.970        0.000                      0                  852        0.155        0.000                      0                  852        4.500        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.970        0.000                      0                  852        0.155        0.000                      0                  852        4.500        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.828ns (17.405%)  route 3.929ns (82.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.623     5.207    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/CLK
    SLICE_X4Y30          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.663 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.490    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.614 f  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0/O
                         net (fo=3, routed)           0.830     7.444    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_sushi_pos_q[4]_i_7/O
                         net (fo=1, routed)           1.312     8.879    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q_reg[4]_2
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.003 r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.961     9.965    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond_n_3
    SLICE_X5Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.511    14.916    sushi_cycle/CLK
    SLICE_X5Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X5Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.935    sushi_cycle/D_sushi_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 lane_cycle/driver/D_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_rst_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.063ns (45.530%)  route 2.468ns (54.470%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.557     5.141    lane_cycle/driver/CLK
    SLICE_X11Y19         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  lane_cycle/driver/D_rst_ctr_q_reg[2]/Q
                         net (fo=15, routed)          1.219     6.816    lane_cycle/driver/D_rst_ctr_q_reg[2]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.940 r  lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0/O
                         net (fo=5, routed)           0.682     7.622    lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.774 r  lane_cycle/driver/D_rst_ctr_q[0]_i_3__0/O
                         net (fo=3, routed)           0.567     8.341    lane_cycle/driver/D_rst_ctr_q[0]_i_3__0_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.348     8.689 r  lane_cycle/driver/D_rst_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     8.689    lane_cycle/driver/D_rst_ctr_q[0]_i_8__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.221    lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.672 r  lane_cycle/driver/D_rst_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.672    lane_cycle/driver/D_rst_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X11Y22         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.842    lane_cycle/driver/CLK
    SLICE_X11Y22         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.062    15.141    lane_cycle/driver/D_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.828ns (19.300%)  route 3.462ns (80.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.623     5.207    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/CLK
    SLICE_X4Y30          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.663 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.490    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.614 f  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0/O
                         net (fo=3, routed)           0.830     7.444    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_sushi_pos_q[4]_i_7/O
                         net (fo=1, routed)           1.312     8.879    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q_reg[4]_2
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.003 r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.494     9.498    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond_n_3
    SLICE_X6Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.511    14.916    sushi_cycle/CLK
    SLICE_X6Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X6Y15          FDRE (Setup_fdre_C_CE)      -0.169    14.971    sushi_cycle/D_sushi_pos_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 lane_cycle/driver/D_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_rst_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 2.060ns (45.494%)  route 2.468ns (54.506%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.557     5.141    lane_cycle/driver/CLK
    SLICE_X11Y19         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  lane_cycle/driver/D_rst_ctr_q_reg[2]/Q
                         net (fo=15, routed)          1.219     6.816    lane_cycle/driver/D_rst_ctr_q_reg[2]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.940 r  lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0/O
                         net (fo=5, routed)           0.682     7.622    lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.774 r  lane_cycle/driver/D_rst_ctr_q[0]_i_3__0/O
                         net (fo=3, routed)           0.567     8.341    lane_cycle/driver/D_rst_ctr_q[0]_i_3__0_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.348     8.689 r  lane_cycle/driver/D_rst_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     8.689    lane_cycle/driver/D_rst_ctr_q[0]_i_8__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.221    lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.669    lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X11Y21         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.439    14.844    lane_cycle/driver/CLK
    SLICE_X11Y21         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.062    15.143    lane_cycle/driver/D_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 lane_cycle/driver/D_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.828ns (19.566%)  route 3.404ns (80.434%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.556     5.140    lane_cycle/driver/CLK
    SLICE_X11Y20         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  lane_cycle/driver/D_rst_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.984     6.581    lane_cycle/driver/D_rst_ctr_q_reg[6]
    SLICE_X10Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.705 f  lane_cycle/driver/FSM_sequential_D_state_q[1]_i_8__0/O
                         net (fo=5, routed)           1.100     7.804    lane_cycle/driver/FSM_sequential_D_state_q[1]_i_8__0_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124     7.928 r  lane_cycle/driver/FSM_sequential_D_state_q[0]_i_4__0/O
                         net (fo=2, routed)           0.585     8.513    lane_cycle/driver/FSM_sequential_D_state_q[0]_i_4__0_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  lane_cycle/driver/D_pixel_address_ctr_q[4]_i_1__0/O
                         net (fo=5, routed)           0.735     9.372    lane_cycle/driver/D_pixel_address_ctr_d
    SLICE_X9Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.439    14.844    lane_cycle/driver/CLK
    SLICE_X9Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.863    lane_cycle/driver/D_pixel_address_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 lane_cycle/driver/D_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_update_request_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.080ns (24.386%)  route 3.349ns (75.614%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.557     5.141    lane_cycle/driver/CLK
    SLICE_X11Y19         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lane_cycle/driver/D_rst_ctr_q_reg[2]/Q
                         net (fo=15, routed)          1.219     6.816    lane_cycle/driver/D_rst_ctr_q_reg[2]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.940 f  lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0/O
                         net (fo=5, routed)           0.682     7.622    lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.774 f  lane_cycle/driver/D_rst_ctr_q[0]_i_3__0/O
                         net (fo=3, routed)           0.840     8.614    lane_cycle/driver/D_rst_ctr_q[0]_i_3__0_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.348     8.962 r  lane_cycle/driver/D_update_request_q_i_1__0/O
                         net (fo=1, routed)           0.608     9.570    lane_cycle/driver/D_update_request_q_i_1__0_n_0
    SLICE_X10Y22         FDRE                                         r  lane_cycle/driver/D_update_request_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.842    lane_cycle/driver/CLK
    SLICE_X10Y22         FDRE                                         r  lane_cycle/driver/D_update_request_q_reg/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)       -0.016    15.063    lane_cycle/driver/D_update_request_q_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 lane_cycle/driver/D_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.039ns (45.240%)  route 2.468ns (54.760%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.557     5.141    lane_cycle/driver/CLK
    SLICE_X11Y19         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  lane_cycle/driver/D_rst_ctr_q_reg[2]/Q
                         net (fo=15, routed)          1.219     6.816    lane_cycle/driver/D_rst_ctr_q_reg[2]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.940 r  lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0/O
                         net (fo=5, routed)           0.682     7.622    lane_cycle/driver/FSM_sequential_D_state_q[1]_i_7__0_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.774 r  lane_cycle/driver/D_rst_ctr_q[0]_i_3__0/O
                         net (fo=3, routed)           0.567     8.341    lane_cycle/driver/D_rst_ctr_q[0]_i_3__0_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.348     8.689 r  lane_cycle/driver/D_rst_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.000     8.689    lane_cycle/driver/D_rst_ctr_q[0]_i_8__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.221    lane_cycle/driver/D_rst_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.335    lane_cycle/driver/D_rst_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.648 r  lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.648    lane_cycle/driver/D_rst_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X11Y21         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.439    14.844    lane_cycle/driver/CLK
    SLICE_X11Y21         FDRE                                         r  lane_cycle/driver/D_rst_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.062    15.143    lane_cycle/driver/D_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 sushi_cycle/driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.251ns (29.915%)  route 2.931ns (70.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.633     5.217    sushi_cycle/driver/CLK
    SLICE_X6Y10          FDRE                                         r  sushi_cycle/driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.478     5.695 r  sushi_cycle/driver/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.876     6.572    sushi_cycle/driver/D_ctr_q[3]
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.295     6.867 f  sushi_cycle/driver/D_ctr_q[4]_i_2/O
                         net (fo=7, routed)           0.941     7.808    sushi_cycle/driver/D_ctr_q[4]_i_2_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.150     7.958 f  sushi_cycle/driver/D_pixel_address_ctr_q[4]_i_4/O
                         net (fo=1, routed)           0.452     8.410    sushi_cycle/driver/D_pixel_address_ctr_q[4]_i_4_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I5_O)        0.328     8.738 r  sushi_cycle/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.661     9.399    sushi_cycle/driver/D_pixel_address_ctr_d
    SLICE_X3Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.514    14.919    sushi_cycle/driver/CLK
    SLICE_X3Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.938    sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.776%)  route 3.359ns (80.224%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.623     5.207    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/CLK
    SLICE_X4Y30          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.663 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.490    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.614 f  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0/O
                         net (fo=3, routed)           0.830     7.444    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_sushi_pos_q[4]_i_7/O
                         net (fo=1, routed)           1.312     8.879    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q_reg[4]_2
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.003 r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.391     9.394    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond_n_3
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.510    14.915    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X7Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.934    sushi_cycle/D_sushi_pos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/D_sushi_pos_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.776%)  route 3.359ns (80.224%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.623     5.207    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/CLK
    SLICE_X4Y30          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     5.663 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.490    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q_reg[12]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.614 f  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0/O
                         net (fo=3, routed)           0.830     7.444    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_last_q_i_4__0_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_sushi_pos_q[4]_i_7/O
                         net (fo=1, routed)           1.312     8.879    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q_reg[4]_2
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.003 r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_sushi_pos_q[4]_i_1/O
                         net (fo=5, routed)           0.391     9.394    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond_n_3
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.510    14.915    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X7Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.934    sushi_cycle/D_sushi_pos_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.560     1.504    lane_cycle/driver/CLK
    SLICE_X9Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  lane_cycle/driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.110     1.755    lane_cycle/driver/D_bit_ctr_q[0]
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.048     1.803 r  lane_cycle/driver/D_bit_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    lane_cycle/driver/D_bit_ctr_q[2]_i_1__0_n_0
    SLICE_X8Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.828     2.018    lane_cycle/driver/CLK
    SLICE_X8Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.131     1.648    lane_cycle/driver/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.560     1.504    lane_cycle/driver/CLK
    SLICE_X9Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  lane_cycle/driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.110     1.755    lane_cycle/driver/D_bit_ctr_q[0]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  lane_cycle/driver/D_bit_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    lane_cycle/driver/D_bit_ctr_q[1]_i_1__0_n_0
    SLICE_X8Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.828     2.018    lane_cycle/driver/CLK
    SLICE_X8Y17          FDRE                                         r  lane_cycle/driver/D_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.120     1.637    lane_cycle/driver/D_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.557     1.501    lane_cycle/driver/CLK
    SLICE_X9Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.773    lane_cycle/driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.048     1.821 r  lane_cycle/driver/D_pixel_address_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    lane_cycle/driver/D_pixel_address_ctr_q[2]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.825     2.015    lane_cycle/driver/CLK
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.131     1.645    lane_cycle/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.909%)  route 0.130ns (41.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.583     1.527    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/CLK
    SLICE_X1Y23          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_ctr_q_reg[14]/Q
                         net (fo=4, routed)           0.130     1.797    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_ctr_q_reg[14]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_last_q_i_1__5/O
                         net (fo=1, routed)           0.000     1.842    sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/M_ext_button_cond_out[0]
    SLICE_X2Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.853     2.043    sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/CLK
    SLICE_X2Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/D_last_q_reg/C
                         clock pessimism             -0.501     1.542    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120     1.662    sushi_cycle/forLoop_idx_0_54808674[0].ext_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_pixel_address_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.557     1.501    lane_cycle/driver/CLK
    SLICE_X9Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.773    lane_cycle/driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  lane_cycle/driver/D_pixel_address_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    lane_cycle/driver/D_pixel_address_ctr_q[1]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.825     2.015    lane_cycle/driver/CLK
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.120     1.634    lane_cycle/driver/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lane_cycle/driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.557     1.501    lane_cycle/driver/CLK
    SLICE_X9Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lane_cycle/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.136     1.777    lane_cycle/driver/D_pixel_address_ctr_q_reg_n_0_[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  lane_cycle/driver/D_pixel_address_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.822    lane_cycle/driver/D_pixel_address_ctr_q[4]_i_2__0_n_0
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.825     2.015    lane_cycle/driver/CLK
    SLICE_X8Y20          FDRE                                         r  lane_cycle/driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.635    lane_cycle/driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.591     1.535    sushi_cycle/driver/CLK
    SLICE_X4Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.119     1.795    sushi_cycle/driver/D_bit_ctr_q[0]
    SLICE_X5Y10          LUT3 (Prop_lut3_I1_O)        0.048     1.843 r  sushi_cycle/driver/D_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    sushi_cycle/driver/D_bit_ctr_q[2]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.862     2.052    sushi_cycle/driver/CLK
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.107     1.655    sushi_cycle/driver/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.591     1.535    sushi_cycle/driver/CLK
    SLICE_X4Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.120     1.796    sushi_cycle/driver/D_bit_ctr_q[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.049     1.845 r  sushi_cycle/driver/D_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.845    sushi_cycle/driver/D_bit_ctr_q[4]_i_2_n_0
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.862     2.052    sushi_cycle/driver/CLK
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.107     1.655    sushi_cycle/driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.591     1.535    sushi_cycle/driver/CLK
    SLICE_X2Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=8, routed)           0.094     1.793    sushi_cycle/driver/D_pixel_address_ctr_q[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  sushi_cycle/driver/D_pixel_address_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    sushi_cycle/driver/D_pixel_address_ctr_q[3]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.861     2.051    sushi_cycle/driver/CLK
    SLICE_X3Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.091     1.639    sushi_cycle/driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sushi_cycle/driver/D_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.591     1.535    sushi_cycle/driver/CLK
    SLICE_X4Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  sushi_cycle/driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.119     1.795    sushi_cycle/driver/D_bit_ctr_q[0]
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  sushi_cycle/driver/D_bit_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    sushi_cycle/driver/D_bit_ctr_q[1]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.862     2.052    sushi_cycle/driver/CLK
    SLICE_X5Y10          FDRE                                         r  sushi_cycle/driver/D_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.091     1.639    sushi_cycle/driver/D_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   lane_cycle/D_on_off_toggle_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   lane_cycle/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y22   lane_cycle/D_on_off_toggle_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y22   lane_cycle/D_on_off_toggle_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    lane_cycle/driver/D_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    lane_cycle/D_lane_pos_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y22   lane_cycle/D_on_off_toggle_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y22   lane_cycle/D_on_off_toggle_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    lane_cycle/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    lane_cycle/driver/D_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    lane_cycle/driver/D_bit_ctr_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.814ns  (logic 5.641ns (33.549%)  route 11.173ns (66.451%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.480     6.954    sushi_cycle/driver/io_led[0][1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.156     7.110 f  sushi_cycle/driver/data_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.106     8.216    lane_cycle/driver/data_OBUF_inst_i_1_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.355     8.571 r  lane_cycle/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.398     8.969    sushi_cycle/driver/data
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.093 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.189    13.282    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    16.814 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    16.814    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.395ns  (logic 5.144ns (31.372%)  route 11.252ns (68.628%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.409     6.882    sushi_cycle/driver/io_led[0][1]
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.006 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.843    12.850    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    16.395 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    16.395    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.120ns  (logic 5.143ns (31.908%)  route 10.976ns (68.092%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.257     6.730    sushi_cycle/driver/io_led[0][1]
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.720    12.574    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.120 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    16.120    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.127ns  (logic 5.357ns (37.922%)  route 8.769ns (62.078%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          4.661     6.135    lane_cycle/io_led[2][7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.148     6.283 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           4.108    10.391    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.735    14.127 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    14.127    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.248ns  (logic 5.389ns (40.680%)  route 7.859ns (59.320%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.397     6.870    sushi_cycle/io_led[0][1]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.152     7.022 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.462     9.485    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.764    13.248 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.248    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.999ns  (logic 5.113ns (39.336%)  route 7.886ns (60.664%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.234     6.708    sushi_cycle/io_led[0][1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124     6.832 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.652     9.483    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    12.999 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.999    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 5.135ns (40.100%)  route 7.671ns (59.900%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.397     6.870    sushi_cycle/io_led[0][1]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.124     6.994 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.275     9.269    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.807 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.807    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.773ns  (logic 5.111ns (40.012%)  route 7.662ns (59.988%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          5.051     6.525    lane_cycle/io_led[2][7]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.124     6.649 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.611     9.260    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.773 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.773    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 5.103ns (41.029%)  route 7.335ns (58.971%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          4.661     6.135    lane_cycle/io_led[2][7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.124     6.259 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.673     8.932    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    12.438 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.438    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.450ns  (logic 1.493ns (33.557%)  route 2.957ns (66.443%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.153     2.395    lane_cycle/io_led[2][7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.045     2.440 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.803     3.243    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     4.450 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.450    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.605ns  (logic 1.525ns (33.117%)  route 3.080ns (66.883%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.512     2.753    sushi_cycle/io_led[0][1]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.045     2.798 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.569     3.367    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     4.605 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.605    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.619ns  (logic 1.501ns (32.490%)  route 3.118ns (67.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.390     2.632    lane_cycle/io_led[2][7]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.045     2.677 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.728     3.405    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     4.619 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.619    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.710ns  (logic 1.503ns (31.914%)  route 3.207ns (68.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.444     2.686    sushi_cycle/io_led[0][1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.045     2.731 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.763     3.493    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     4.710 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.710    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.801ns  (logic 1.610ns (33.534%)  route 3.191ns (66.466%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.512     2.753    sushi_cycle/io_led[0][1]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.044     2.797 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.679     3.477    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.324     4.801 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.801    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.292ns  (logic 1.583ns (29.909%)  route 3.709ns (70.091%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.153     2.395    lane_cycle/io_led[2][7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.043     2.438 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.556     3.994    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.298     5.292 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     5.292    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.903ns  (logic 1.610ns (27.273%)  route 4.293ns (72.727%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.305     2.547    lane_cycle/driver/data_OBUF_inst_i_3_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.045     2.592 f  lane_cycle/driver/data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.162     2.754    lane_cycle/driver/data_OBUF_inst_i_10_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.045     2.799 r  lane_cycle/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.199     2.998    sushi_cycle/driver/data
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.045     3.043 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.626     4.669    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     5.903 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     5.903    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.309ns  (logic 1.533ns (24.298%)  route 4.776ns (75.702%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.453     2.694    sushi_cycle/driver/io_led[0][1]
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.045     2.739 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.324     5.063    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     6.309 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     6.309    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.394ns  (logic 1.533ns (23.978%)  route 4.861ns (76.022%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          2.481     2.722    sushi_cycle/driver/io_led[0][1]
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.045     2.767 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.380     5.148    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     6.394 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     6.394    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 4.666ns (37.180%)  route 7.883ns (62.820%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.633     5.217    sushi_cycle/driver/CLK
    SLICE_X2Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.735 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=8, routed)           1.000     6.736    sushi_cycle/driver/D_pixel_address_ctr_q[1]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.152     6.888 f  sushi_cycle/driver/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.154     7.042    sushi_cycle/driver/io_led[0][1]_INST_0_i_7_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.326     7.368 f  sushi_cycle/driver/io_led[0][1]_INST_0_i_2/O
                         net (fo=3, routed)           1.009     8.377    sushi_cycle/driver/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.501 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.720    14.221    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.766 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    17.766    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 4.666ns (37.367%)  route 7.821ns (62.633%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.633     5.217    sushi_cycle/driver/CLK
    SLICE_X2Y14          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.735 r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=8, routed)           1.000     6.736    sushi_cycle/driver/D_pixel_address_ctr_q[1]
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.152     6.888 f  sushi_cycle/driver/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.154     7.042    sushi_cycle/driver/io_led[0][1]_INST_0_i_7_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.326     7.368 f  sushi_cycle/driver/io_led[0][1]_INST_0_i_2/O
                         net (fo=3, routed)           0.823     8.191    sushi_cycle/driver/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.315 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.843    14.158    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.704 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    17.704    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.720ns  (logic 4.624ns (39.456%)  route 7.096ns (60.544%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.567     5.151    sushi_cycle/driver/CLK
    SLICE_X9Y10          FDRE                                         r  sushi_cycle/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sushi_cycle/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=17, routed)          1.402     7.010    sushi_cycle/driver/D_state_q[0]
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.157     7.167 f  sushi_cycle/driver/data_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.106     8.273    lane_cycle/driver/data_OBUF_inst_i_1_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.355     8.628 r  lane_cycle/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.398     9.026    sushi_cycle/driver/data
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.150 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.189    13.339    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    16.871 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    16.871    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_on_off_toggle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 4.369ns (47.482%)  route 4.833ns (52.518%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.558     5.142    sushi_cycle/CLK
    SLICE_X8Y18          FDRE                                         r  sushi_cycle/D_on_off_toggle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sushi_cycle/D_on_off_toggle_q_reg/Q
                         net (fo=4, routed)           0.724     6.385    lane_cycle/M_sushi_cycle_io_led[2][0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.116     6.501 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           4.108    10.609    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.735    14.344 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    14.344    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.174ns  (logic 4.085ns (49.981%)  route 4.089ns (50.019%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.628     5.212    sushi_cycle/CLK
    SLICE_X5Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     5.668 r  sushi_cycle/D_sushi_pos_q_reg[1]/Q
                         net (fo=11, routed)          1.415     7.083    lane_cycle/led[1][1]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     7.207 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.673     9.881    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    13.386 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.386    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 4.372ns (57.097%)  route 3.285ns (42.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.627     5.211    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=6, routed)           0.823     6.490    sushi_cycle/p_0_in
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.152     6.642 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.462     9.104    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.764    12.868 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.868    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.653ns  (logic 4.157ns (54.326%)  route 3.495ns (45.674%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.628     5.212    sushi_cycle/CLK
    SLICE_X6Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  sushi_cycle/D_sushi_pos_q_reg[3]/Q
                         net (fo=8, routed)           0.844     6.574    sushi_cycle/D_sushi_pos_q_reg_n_0_[3]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.698 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.652     9.350    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    12.865 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.865    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 4.155ns (54.606%)  route 3.454ns (45.394%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.624     5.208    lane_cycle/CLK
    SLICE_X6Y18          FDRE                                         r  lane_cycle/D_lane_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  lane_cycle/D_lane_pos_q_reg[0]/Q
                         net (fo=6, routed)           0.843     6.569    lane_cycle/D_lane_pos_q[0]
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.693 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.611     9.304    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.817 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.817    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.118ns (58.894%)  route 2.874ns (41.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.627     5.211    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.667 r  sushi_cycle/D_sushi_pos_q_reg[2]/Q
                         net (fo=9, routed)           0.599     6.267    sushi_cycle/D_sushi_pos_q_reg_n_0_[2]
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.391 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.275     8.665    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.203 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.203    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.425ns (64.590%)  route 0.781ns (35.410%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.588     1.532    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sushi_cycle/D_sushi_pos_q_reg[2]/Q
                         net (fo=9, routed)           0.212     1.885    sushi_cycle/D_sushi_pos_q_reg_n_0_[2]
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  sushi_cycle/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.499    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.737 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.737    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.400ns (60.406%)  route 0.918ns (39.594%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.588     1.532    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sushi_cycle/D_sushi_pos_q_reg[0]/Q
                         net (fo=12, routed)          0.190     1.862    lane_cycle/led[1][0]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  lane_cycle/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.635    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.849 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.849    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.509ns (60.878%)  route 0.970ns (39.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.588     1.532    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=6, routed)           0.291     1.963    sushi_cycle/p_0_in
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.044     2.007 r  sushi_cycle/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.687    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.324     4.011 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.011    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.425ns (57.048%)  route 1.073ns (42.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.589     1.533    sushi_cycle/CLK
    SLICE_X6Y15          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sushi_cycle/D_sushi_pos_q_reg[3]/Q
                         net (fo=8, routed)           0.311     2.007    sushi_cycle/D_sushi_pos_q_reg_n_0_[3]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.045     2.052 r  sushi_cycle/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.763     2.815    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     4.031 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.031    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_lane_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.416ns (51.280%)  route 1.345ns (48.720%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.586     1.530    lane_cycle/CLK
    SLICE_X6Y18          FDRE                                         r  lane_cycle/D_lane_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.694 r  lane_cycle/D_lane_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.541     2.235    lane_cycle/D_lane_pos_q[1]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.045     2.280 r  lane_cycle/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.803     3.084    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     4.290 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.290    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_cycle/D_on_off_toggle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.508ns (45.865%)  route 1.780ns (54.135%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.556     1.500    lane_cycle/CLK
    SLICE_X10Y22         FDRE                                         r  lane_cycle/D_on_off_toggle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lane_cycle/D_on_off_toggle_q_reg/Q
                         net (fo=4, routed)           0.224     1.888    lane_cycle/M_lane_cycle_io_led[2][7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.046     1.934 r  lane_cycle/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.556     3.490    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.298     4.788 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     4.788    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.410ns  (logic 1.419ns (41.614%)  route 1.991ns (58.386%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.589     1.533    sushi_cycle/driver/CLK
    SLICE_X5Y13          FDRE                                         r  sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  sushi_cycle/driver/D_pixel_address_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.365     2.039    sushi_cycle/driver/D_pixel_address_ctr_q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.045     2.084 r  sushi_cycle/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.626     3.710    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.943 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     4.943    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.201ns  (logic 1.542ns (36.711%)  route 2.659ns (63.289%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.588     1.532    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=6, routed)           0.214     1.886    sushi_cycle/p_0_in
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.931 f  sushi_cycle/io_led[0][1]_INST_0_i_3/O
                         net (fo=3, routed)           0.121     2.053    sushi_cycle/driver/io_led[0][0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.110     2.163 r  sushi_cycle/driver/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.324     4.487    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     5.733 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     5.733    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sushi_cycle/D_sushi_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.256ns  (logic 1.542ns (36.242%)  route 2.714ns (63.758%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.588     1.532    sushi_cycle/CLK
    SLICE_X7Y16          FDRE                                         r  sushi_cycle/D_sushi_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  sushi_cycle/D_sushi_pos_q_reg[4]/Q
                         net (fo=6, routed)           0.214     1.886    sushi_cycle/p_0_in
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.931 f  sushi_cycle/io_led[0][1]_INST_0_i_3/O
                         net (fo=3, routed)           0.119     2.051    sushi_cycle/driver/io_led[0][0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.110     2.161 r  sushi_cycle/driver/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.380     4.541    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     5.788 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     5.788    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.316ns  (logic 1.502ns (23.778%)  route 4.815ns (76.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           4.815     6.316    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X7Y29          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.506     4.911    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/CLK
    SLICE_X7Y29          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.489ns (25.468%)  route 4.357ns (74.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           4.357     5.846    sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X11Y27         FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437     4.842    sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/CLK
    SLICE_X11Y27         FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.634ns (35.251%)  route 3.001ns (64.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.680     3.190    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.314 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.321     4.635    reset_cond/M_reset_cond_in
    SLICE_X9Y15          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.444     4.849    reset_cond/CLK
    SLICE_X9Y15          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.634ns (37.945%)  route 2.672ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.680     3.190    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.314 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.992     4.306    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.445     4.850    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.634ns (37.945%)  route 2.672ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.680     3.190    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.314 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.992     4.306    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.445     4.850    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.634ns (37.945%)  route 2.672ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.680     3.190    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.314 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.992     4.306    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.445     4.850    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 ext_button[2]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 1.534ns (53.049%)  route 1.358ns (46.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  ext_button[2] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  ext_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.358     2.892    sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X11Y16         FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.444     4.849    sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/CLK
    SLICE_X11Y16         FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ext_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 1.517ns (58.089%)  route 1.095ns (41.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  ext_button[1] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[1]
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ext_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.095     2.612    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508     4.913    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/CLK
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ext_button[0]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.502ns  (logic 1.521ns (60.776%)  route 0.982ns (39.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  ext_button[0] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[0]
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  ext_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.982     2.502    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X0Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.505     4.910    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/CLK
    SLICE_X0Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 1.529ns (62.842%)  route 0.904ns (37.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           0.904     2.433    sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508     4.913    sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/CLK
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.296ns (45.149%)  route 0.360ns (54.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           0.360     0.657    sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.856     2.046    sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/CLK
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ext_button[0]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.288ns (41.313%)  route 0.410ns (58.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  ext_button[0] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[0]
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  ext_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.410     0.698    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X0Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.853     2.043    sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/CLK
    SLICE_X0Y22          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ext_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.285ns (39.475%)  route 0.437ns (60.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  ext_button[1] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[1]
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  ext_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.722    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.856     2.046    sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/CLK
    SLICE_X0Y19          FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ext_button[2]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.302ns (34.140%)  route 0.582ns (65.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  ext_button[2] (IN)
                         net (fo=0)                   0.000     0.000    ext_button[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  ext_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.582     0.884    sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/ext_button_IBUF[0]
    SLICE_X11Y16         FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.829     2.019    sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/CLK
    SLICE_X11Y16         FDRE                                         r  sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.322ns (23.023%)  route 1.078ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.964    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     1.400    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.021    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.322ns (23.023%)  route 1.078ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.964    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     1.400    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.021    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.322ns (23.023%)  route 1.078ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.964    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     1.400    reset_cond/M_reset_cond_in
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.021    reset_cond/CLK
    SLICE_X13Y14         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.322ns (20.969%)  route 1.215ns (79.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.964    reset_cond/rst_n_IBUF
    SLICE_X10Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     1.538    reset_cond/M_reset_cond_in
    SLICE_X9Y15          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.830     2.020    reset_cond/CLK
    SLICE_X9Y15          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.247ns  (logic 0.257ns (11.423%)  route 1.990ns (88.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.990     2.247    sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X11Y27         FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.823     2.013    sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/CLK
    SLICE_X11Y27         FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.482ns  (logic 0.270ns (10.859%)  route 2.213ns (89.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.213     2.482    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X7Y29          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.853     2.043    sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/CLK
    SLICE_X7Y29          FDRE                                         r  sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[0]/C





