
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_24750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2740646 heartbeat IPC: 3.64878 cumulative IPC: 3.64878 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5468459 heartbeat IPC: 3.66594 cumulative IPC: 3.65734 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8169751 heartbeat IPC: 3.70193 cumulative IPC: 3.67208 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10911631 heartbeat IPC: 3.64713 cumulative IPC: 3.66581 (Simulation time: 0 hr 2 min 41 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10911631 (Simulation time: 0 hr 2 min 41 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 14050030 heartbeat IPC: 3.18634 cumulative IPC: 3.18634 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 20848359 heartbeat IPC: 1.47095 cumulative IPC: 2.01273 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 23820207 heartbeat IPC: 3.36491 cumulative IPC: 2.32404 (Simulation time: 0 hr 6 min 21 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 31337822 heartbeat IPC: 1.33021 cumulative IPC: 1.95827 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 34512556 heartbeat IPC: 3.14987 cumulative IPC: 2.11856 (Simulation time: 0 hr 9 min 12 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 40224549 heartbeat IPC: 1.7507 cumulative IPC: 2.04688 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 45273004 heartbeat IPC: 1.9808 cumulative IPC: 2.03717 (Simulation time: 0 hr 11 min 54 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 51258697 heartbeat IPC: 1.67065 cumulative IPC: 1.9828 (Simulation time: 0 hr 13 min 9 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 57105183 heartbeat IPC: 1.71043 cumulative IPC: 1.94832 (Simulation time: 0 hr 14 min 35 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 60906689 heartbeat IPC: 2.63054 cumulative IPC: 2.0002 (Simulation time: 0 hr 15 min 40 sec) 
Finished CPU 0 instructions: 100000001 cycles: 49995058 cumulative IPC: 2.0002 (Simulation time: 0 hr 15 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.0002 instructions: 100000001 cycles: 49995058
cpu0_DTLB TOTAL     ACCESS:   22010008  HIT:   21959652  MISS:      50356
cpu0_DTLB LOAD      ACCESS:   10934171  HIT:   10915199  MISS:      18972
cpu0_DTLB RFO       ACCESS:   11075837  HIT:   11044453  MISS:      31384
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.605 cycles
cpu0_DTLB MSHR FULL EVENTS: 16082 MSHR MERGE EVENTS: 152833
cpu0_ITLB TOTAL     ACCESS:    2133791  HIT:    2133791  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2133791  HIT:    2133791  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      50356  HIT:      41739  MISS:       8617
cpu0_STLB LOAD      ACCESS:      18972  HIT:      14951  MISS:       4021
cpu0_STLB RFO       ACCESS:      31384  HIT:      26788  MISS:       4596
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 139.086 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20463385  HIT:   17869129  MISS:    2594256
cpu0_L1D LOAD      ACCESS:    6640993  HIT:    5172314  MISS:    1468679
cpu0_L1D RFO       ACCESS:   13814947  HIT:   12690466  MISS:    1124481
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7445  HIT:       6349  MISS:       1096
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.575 cycles
cpu0_L1D MSHR FULL EVENTS: 20428035 MSHR MERGE EVENTS: 11667480
cpu0_L2C TOTAL     ACCESS:    3719546  HIT:    1657230  MISS:    2062285
cpu0_L2C LOAD      ACCESS:    1468666  HIT:     456896  MISS:    1011770
cpu0_L2C RFO       ACCESS:    1124330  HIT:      73890  MISS:    1050440
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1125454  HIT:    1125423  MISS:         31
cpu0_L2C TRANSLATION ACCESS:       1096  HIT:       1021  MISS:         75
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 181.544 cycles
cpu0_L2C MSHR FULL EVENTS: 355756 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4124598  HIT:    1590725  MISS:     471560
LLC LOAD      ACCESS:    1011769  HIT:     786954  MISS:     224815
LLC RFO       ACCESS:    1050438  HIT:     803695  MISS:     246743
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2062316  HIT:          3  MISS:    2062313
LLC TRANSLATION ACCESS:         75  HIT:         73  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 669.045 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     113859  ROW_BUFFER_MISS:     357701
 DBUS AVG_CONGESTED_CYCLE:    3.96208
 WQ ROW_BUFFER_HIT:      22582  ROW_BUFFER_MISS:     216524  FULL:     674833


CPU 0 Branch Prediction Accuracy: 98.8422% MPKI: 0.94991 Average ROB Occupancy at Mispredict: 317.109
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.94991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

