{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604476255560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604476255560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 14:50:55 2020 " "Processing started: Wed Nov 04 14:50:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604476255560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604476255560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debug_Queue -c debug_Queue " "Command: quartus_map --read_settings_files=on --write_settings_files=off debug_Queue -c debug_Queue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604476255560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604476255869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word.v 1 1 " "Found 1 design units, including 1 entities, in source file word.v" { { "Info" "ISGN_ENTITY_NAME" "1 word " "Found entity 1: word" {  } { { "word.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/SRAM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue7_24.v 1 1 " "Found 1 design units, including 1 entities, in source file queue7_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue7_24 " "Found entity 1: Queue7_24" {  } { { "Queue7_24.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Queue7_24.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/mux2_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycell.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryCell " "Found entity 1: MemoryCell" {  } { { "MemoryCell.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/MemoryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "has.v 1 1 " "Found 1 design units, including 1 entities, in source file has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "HAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/HAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fas.v 2 2 " "Found 2 design units, including 2 entities, in source file fas.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAS " "Found entity 1: FAS" {  } { { "FAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/FAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256074 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate " "Found entity 2: xor_gate" {  } { { "FAS.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/FAS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_main.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_main " "Found entity 1: decoder_main" {  } { { "decoder_main.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/decoder_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/D_latch.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "D_ff.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604476256094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604476256094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Queue7_24 " "Elaborating entity \"Queue7_24\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604476256121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:Counter_front " "Elaborating entity \"Counter\" for hierarchy \"Counter:Counter_front\"" {  } { { "Queue7_24.v" "Counter_front" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Queue7_24.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS Counter:Counter_front\|HAS:HAS_inst\[0\] " "Elaborating entity \"HAS\" for hierarchy \"Counter:Counter_front\|HAS:HAS_inst\[0\]\"" {  } { { "Counter.v" "HAS_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Counter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Counter:Counter_front\|mux2_1:mux_inst\[0\] " "Elaborating entity \"mux2_1\" for hierarchy \"Counter:Counter_front\|mux2_1:mux_inst\[0\]\"" {  } { { "Counter.v" "mux_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff Counter:Counter_front\|D_ff:D_ff_inst\[0\] " "Elaborating entity \"D_ff\" for hierarchy \"Counter:Counter_front\|D_ff:D_ff_inst\[0\]\"" {  } { { "Counter.v" "D_ff_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Counter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:Comparator_inst " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:Comparator_inst\"" {  } { { "Queue7_24.v" "Comparator_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Queue7_24.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAS Comparator:Comparator_inst\|FAS:FAS_inst " "Elaborating entity \"FAS\" for hierarchy \"Comparator:Comparator_inst\|FAS:FAS_inst\"" {  } { { "Comparator.v" "FAS_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Comparator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Comparator:Comparator_inst\|FAS:FAS_inst\|xor_gate:_xor\[0\] " "Elaborating entity \"xor_gate\" for hierarchy \"Comparator:Comparator_inst\|FAS:FAS_inst\|xor_gate:_xor\[0\]\"" {  } { { "FAS.v" "_xor\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/FAS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Comparator:Comparator_inst\|FAS:FAS_inst\|FullAdder:FullAdder_inst\[0\] " "Elaborating entity \"FullAdder\" for hierarchy \"Comparator:Comparator_inst\|FAS:FAS_inst\|FullAdder:FullAdder_inst\[0\]\"" {  } { { "FAS.v" "FullAdder_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/FAS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selector_inst " "Elaborating entity \"selector\" for hierarchy \"selector:selector_inst\"" {  } { { "Queue7_24.v" "selector_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Queue7_24.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:SRAM_inst " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:SRAM_inst\"" {  } { { "Queue7_24.v" "SRAM_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/Queue7_24.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_main SRAM:SRAM_inst\|decoder_main:dec_inst " "Elaborating entity \"decoder_main\" for hierarchy \"SRAM:SRAM_inst\|decoder_main:dec_inst\"" {  } { { "SRAM.v" "dec_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/SRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder SRAM:SRAM_inst\|decoder_main:dec_inst\|decoder:dec0\[0\] " "Elaborating entity \"decoder\" for hierarchy \"SRAM:SRAM_inst\|decoder_main:dec_inst\|decoder:dec0\[0\]\"" {  } { { "decoder_main.v" "dec0\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/decoder_main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word SRAM:SRAM_inst\|word:word_inst\[0\] " "Elaborating entity \"word\" for hierarchy \"SRAM:SRAM_inst\|word:word_inst\[0\]\"" {  } { { "SRAM.v" "word_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/SRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryCell SRAM:SRAM_inst\|word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\] " "Elaborating entity \"MemoryCell\" for hierarchy \"SRAM:SRAM_inst\|word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\"" {  } { { "word.v" "MemoryCell_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/word.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch SRAM:SRAM_inst\|word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst " "Elaborating entity \"D_latch\" for hierarchy \"SRAM:SRAM_inst\|word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst\"" {  } { { "MemoryCell.v" "D_latch_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/MemoryCell.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476256870 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qout D_latch.v(18) " "Verilog HDL Always Construct warning at D_latch.v(18): inferring latch(es) for variable \"Qout\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/D_latch.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1604476256871 "|Queue7_24|SRAM:SRAM_inst|word:word_inst[0]|MemoryCell:MemoryCell_inst[0]|D_latch:D_latch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qout D_latch.v(18) " "Inferred latch for \"Qout\" at D_latch.v(18)" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/D_latch.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604476256872 "|Queue7_24|SRAM:SRAM_inst|word:word_inst[0]|MemoryCell:MemoryCell_inst[0]|D_latch:D_latch_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate SRAM:SRAM_inst\|tristate:tristate_inst\[0\] " "Elaborating entity \"tristate\" for hierarchy \"SRAM:SRAM_inst\|tristate:tristate_inst\[0\]\"" {  } { { "SRAM.v" "tristate_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/SRAM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604476274601 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[7\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[7\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[6\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[6\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[5\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[5\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[4\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[4\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[3\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[3\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[2\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[2\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[1\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[1\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAM:SRAM_inst\|tristate:tristate_inst1\[0\]\|bf " "Converted tri-state buffer \"SRAM:SRAM_inst\|tristate:tristate_inst1\[0\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/debug_Queue/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1604476284428 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1604476284428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604476350849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604476350849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16251 " "Implemented 16251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604476352240 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604476352240 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1604476352240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16237 " "Implemented 16237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604476352240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604476352240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604476352522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 14:52:32 2020 " "Processing ended: Wed Nov 04 14:52:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604476352522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604476352522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604476352522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604476352522 ""}
