Release 13.4 - xst O.87xf (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Clock_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock_Top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Clock_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "time_2.v" in library work
Compiling verilog file "SecondPulse.v" in library work
Module <time_2> compiled
Compiling verilog file "disp.v" in library work
Module <SecondPulse> compiled
WARNING:HDLCompilers:299 - "disp.v" line 62 Too many digits specified in binary constant
Compiling verilog file "cnt60_second.v" in library work
Module <disp> compiled
Compiling verilog file "cnt60.v" in library work
Module <cnt60_second> compiled
Compiling verilog file "cnt24.v" in library work
Module <cnt60> compiled
Compiling verilog file "Clock_Top.v" in library work
Module <cnt24> compiled
Module <Clock_Top> compiled
No errors in compilation
Analysis of file <"Clock_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Clock_Top> in library <work>.

Analyzing hierarchy for module <SecondPulse> in library <work>.

Analyzing hierarchy for module <time_2> in library <work>.

Analyzing hierarchy for module <cnt60_second> in library <work>.

Analyzing hierarchy for module <cnt60> in library <work>.

Analyzing hierarchy for module <cnt24> in library <work>.

Analyzing hierarchy for module <disp> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Clock_Top>.
Module <Clock_Top> is correct for synthesis.
 
Analyzing module <SecondPulse> in library <work>.
Module <SecondPulse> is correct for synthesis.
 
Analyzing module <time_2> in library <work>.
Module <time_2> is correct for synthesis.
 
Analyzing module <cnt60_second> in library <work>.
Module <cnt60_second> is correct for synthesis.
 
Analyzing module <cnt60> in library <work>.
Module <cnt60> is correct for synthesis.
 
Analyzing module <cnt24> in library <work>.
Module <cnt24> is correct for synthesis.
 
Analyzing module <disp> in library <work>.
Module <disp> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SecondPulse>.
    Related source file is "SecondPulse.v".
    Found 1-bit register for signal <sec>.
    Found 27-bit up counter for signal <q1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SecondPulse> synthesized.


Synthesizing Unit <time_2>.
    Related source file is "time_2.v".
    Found 1-bit register for signal <sec>.
    Found 27-bit up counter for signal <q1>.
    Found 27-bit comparator less for signal <sec$cmp_lt0000> created at line 32.
    Found 27-bit comparator less for signal <sec$cmp_lt0001> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <time_2> synthesized.


Synthesizing Unit <cnt60_second>.
    Related source file is "cnt60_second.v".
    Found 4-bit up counter for signal <cnt60_H>.
    Found 4-bit up counter for signal <cnt60_L>.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt60_second> synthesized.


Synthesizing Unit <cnt60>.
    Related source file is "cnt60.v".
    Found 4-bit up counter for signal <cnt60_H>.
    Found 4-bit up counter for signal <cnt60_L>.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt60> synthesized.


Synthesizing Unit <cnt24>.
    Related source file is "cnt24.v".
    Found 4-bit up counter for signal <cnt24_H>.
    Found 4-bit up counter for signal <cnt24_L>.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cnt24> synthesized.


Synthesizing Unit <disp>.
    Related source file is "disp.v".
    Found 16x7-bit ROM for signal <a_to_g>.
    Found 17-bit up counter for signal <clkdiv>.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <disp> synthesized.


Synthesizing Unit <Clock_Top>.
    Related source file is "Clock_Top.v".
WARNING:Xst:646 - Signal <carryaa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Clock_Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 9
 17-bit up counter                                     : 1
 27-bit up counter                                     : 2
 4-bit up counter                                      : 6
# Registers                                            : 5
 1-bit register                                        : 5
# Comparators                                          : 2
 27-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 9
 17-bit up counter                                     : 1
 27-bit up counter                                     : 2
 4-bit up counter                                      : 6
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 2
 27-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Clock_Top> ...

Optimizing unit <cnt60> ...

Optimizing unit <cnt24> ...

Optimizing unit <disp> ...
WARNING:Xst:2677 - Node <U3/carry> of sequential type is unconnected in block <Clock_Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock_Top, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Clock_Top.ngr
Top Level Output File Name         : Clock_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 362
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 73
#      LUT2                        : 30
#      LUT2_L                      : 1
#      LUT3                        : 23
#      LUT4                        : 40
#      LUT4_D                      : 3
#      MUXCY                       : 96
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 99
#      FD                          : 17
#      FDCP                        : 4
#      FDCPE                       : 4
#      FDE                         : 3
#      FDR                         : 54
#      FDRE                        : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       97  out of    960    10%  
 Number of Slice Flip Flops:             99  out of   1920     5%  
 Number of 4 input LUTs:                188  out of   1920     9%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of     83    39%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 73    |
U0/sec                             | NONE(U1/cnt60_L_0)     | 18    |
instance_name/sec                  | NONE(U3/cnt24_H_3)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+------------------------+-------+
Control Signal                                  | Buffer(FF name)        | Load  |
------------------------------------------------+------------------------+-------+
N0(XST_GND:G)                                   | NONE(U1/cnt60_H_3)     | 1     |
U1/cnt60_H_0__and0001(U1/cnt60_H_0__and00011:O) | NONE(U1/cnt60_H_0)     | 1     |
U1/cnt60_H_0__and0002(U1/cnt60_H_0__and00021:O) | NONE(U1/cnt60_H_0)     | 1     |
U1/cnt60_H_1__and0001(U1/cnt60_H_1__and00011:O) | NONE(U1/cnt60_H_1)     | 1     |
U1/cnt60_H_1__and0002(U1/cnt60_H_1__and00021:O) | NONE(U1/cnt60_H_1)     | 1     |
U1/cnt60_H_2__and0001(U1/cnt60_H_2__and00011:O) | NONE(U1/cnt60_H_2)     | 1     |
U1/cnt60_H_2__and0002(U1/cnt60_H_2__and00021:O) | NONE(U1/cnt60_H_2)     | 1     |
U1/cnt60_L_0__and0001(U1/cnt60_L_0__and00011:O) | NONE(U1/cnt60_L_0)     | 1     |
U1/cnt60_L_0__and0002(U1/cnt60_L_0__and00021:O) | NONE(U1/cnt60_L_0)     | 1     |
U1/cnt60_L_1__and0001(U1/cnt60_L_1__and00011:O) | NONE(U1/cnt60_L_1)     | 1     |
U1/cnt60_L_1__and0002(U1/cnt60_L_1__and00021:O) | NONE(U1/cnt60_L_1)     | 1     |
U1/cnt60_L_2__and0001(U1/cnt60_L_2__and00011:O) | NONE(U1/cnt60_L_2)     | 1     |
U1/cnt60_L_2__and0002(U1/cnt60_L_2__and00021:O) | NONE(U1/cnt60_L_2)     | 1     |
U1/cnt60_L_3__and00009(U1/cnt60_L_3__and00021:O)| NONE(U1/cnt60_L_3)     | 1     |
U1/cnt60_L_3__and0001(U1/cnt60_L_3__and00011:O) | NONE(U1/cnt60_L_3)     | 1     |
set                                             | IBUF                   | 1     |
------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.857ns (Maximum Frequency: 145.844MHz)
   Minimum input arrival time before clock: 5.638ns
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.857ns (frequency: 145.844MHz)
  Total number of paths / destination ports: 2842 / 129
-------------------------------------------------------------------------
Delay:               6.857ns (Levels of Logic = 13)
  Source:            instance_name/q1_7 (FF)
  Destination:       instance_name/q1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: instance_name/q1_7 to instance_name/q1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  instance_name/q1_7 (instance_name/q1_7)
     LUT1:I0->O            1   0.704   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<0>_rt (instance_name/Mcompar_sec_cmp_lt0001_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<0> (instance_name/Mcompar_sec_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<1> (instance_name/Mcompar_sec_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<2> (instance_name/Mcompar_sec_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<3> (instance_name/Mcompar_sec_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<4> (instance_name/Mcompar_sec_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<5> (instance_name/Mcompar_sec_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<6> (instance_name/Mcompar_sec_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<7> (instance_name/Mcompar_sec_cmp_lt0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<8> (instance_name/Mcompar_sec_cmp_lt0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  instance_name/Mcompar_sec_cmp_lt0001_cy<9> (instance_name/Mcompar_sec_cmp_lt0001_cy<9>)
     MUXCY:CI->O           2   0.459   0.526  instance_name/Mcompar_sec_cmp_lt0001_cy<10> (instance_name/Mcompar_sec_cmp_lt0001_cy<10>)
     LUT2:I1->O           27   0.704   1.261  instance_name/q1_and00001 (instance_name/q1_and0000)
     FDR:R                     0.911          instance_name/q1_0
    ----------------------------------------
    Total                      6.857ns (4.364ns logic, 2.493ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/sec'
  Clock period: 5.510ns (frequency: 181.488MHz)
  Total number of paths / destination ports: 201 / 38
-------------------------------------------------------------------------
Delay:               5.510ns (Levels of Logic = 3)
  Source:            U2/cnt60_H_3 (FF)
  Destination:       U2/cnt60_H_3 (FF)
  Source Clock:      U0/sec rising
  Destination Clock: U0/sec rising

  Data Path: U2/cnt60_H_3 to U2/cnt60_H_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  U2/cnt60_H_3 (U2/cnt60_H_3)
     LUT4_D:I0->LO         1   0.704   0.179  U2/cnt60_H_cmp_eq00001 (N35)
     LUT2:I1->O            1   0.704   0.424  U2/cnt60_H_and0000_SW0 (N18)
     LUT4:I3->O            4   0.704   0.587  U2/cnt60_H_and0000 (U2/cnt60_H_and0000)
     FDRE:R                    0.911          U2/cnt60_H_0
    ----------------------------------------
    Total                      5.510ns (3.614ns logic, 1.896ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'instance_name/sec'
  Clock period: 5.593ns (frequency: 178.795MHz)
  Total number of paths / destination ports: 116 / 20
-------------------------------------------------------------------------
Delay:               5.593ns (Levels of Logic = 3)
  Source:            U3/cnt24_L_3 (FF)
  Destination:       U3/cnt24_H_3 (FF)
  Source Clock:      instance_name/sec rising
  Destination Clock: instance_name/sec rising

  Data Path: U3/cnt24_L_3 to U3/cnt24_H_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  U3/cnt24_L_3 (U3/cnt24_L_3)
     LUT4:I0->O            2   0.704   0.526  U3/cnt24_L_cmp_eq00011 (U3/cnt24_L_cmp_eq0001)
     LUT2_L:I1->LO         1   0.704   0.104  U3/cnt24_H_and0000_SW0 (N16)
     LUT4:I3->O            4   0.704   0.587  U3/cnt24_H_and0000 (U3/cnt24_H_and0000)
     FDRE:R                    0.911          U3/cnt24_H_0
    ----------------------------------------
    Total                      5.593ns (3.614ns logic, 1.979ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/sec'
  Total number of paths / destination ports: 50 / 26
-------------------------------------------------------------------------
Offset:              5.356ns (Levels of Logic = 3)
  Source:            set_minute_L (PAD)
  Destination:       U2/cnt60_H_3 (FF)
  Destination Clock: U0/sec rising

  Data Path: set_minute_L to U2/cnt60_H_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  set_minute_L_IBUF (set_minute_L_IBUF)
     LUT2:I0->O            1   0.704   0.424  U2/cnt60_H_and0000_SW0 (N18)
     LUT4:I3->O            4   0.704   0.587  U2/cnt60_H_and0000 (U2/cnt60_H_and0000)
     FDRE:R                    0.911          U2/cnt60_H_0
    ----------------------------------------
    Total                      5.356ns (3.537ns logic, 1.819ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instance_name/sec'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              5.638ns (Levels of Logic = 3)
  Source:            set_hour_L (PAD)
  Destination:       U3/cnt24_L_3 (FF)
  Destination Clock: instance_name/sec rising

  Data Path: set_hour_L to U3/cnt24_L_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  set_hour_L_IBUF (set_hour_L_IBUF)
     LUT3:I0->O            5   0.704   0.808  U3/cnt24_L_not00011 (U3/cnt24_L_not0001)
     LUT4:I0->O            4   0.704   0.587  U3/cnt24_L_or00001 (U3/cnt24_L_or0000)
     FDRE:R                    0.911          U3/cnt24_L_0
    ----------------------------------------
    Total                      5.638ns (3.537ns logic, 2.101ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 93 / 12
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            U4/clkdiv_15 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk rising

  Data Path: U4/clkdiv_15 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  U4/clkdiv_15 (U4/clkdiv_15)
     LUT3:I0->O            1   0.704   0.000  U4/Mmux_digit_3 (U4/Mmux_digit_3)
     MUXF5:I1->O           7   0.321   0.883  U4/Mmux_digit_2_f5 (U4/digit<0>)
     LUT4:I0->O            1   0.704   0.420  U4/Mrom_a_to_g51 (a_to_g_5_OBUF)
     OBUF:I->O                 3.272          a_to_g_5_OBUF (a_to_g<5>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/sec'
  Total number of paths / destination ports: 64 / 15
-------------------------------------------------------------------------
Offset:              7.643ns (Levels of Logic = 4)
  Source:            U2/cnt60_L_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      U0/sec rising

  Data Path: U2/cnt60_L_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.748  U2/cnt60_L_0 (U2/cnt60_L_0)
     LUT3:I1->O            1   0.704   0.000  U4/Mmux_digit_4 (U4/Mmux_digit_4)
     MUXF5:I0->O           7   0.321   0.883  U4/Mmux_digit_2_f5 (U4/digit<0>)
     LUT4:I0->O            1   0.704   0.420  U4/Mrom_a_to_g51 (a_to_g_5_OBUF)
     OBUF:I->O                 3.272          a_to_g_5_OBUF (a_to_g<5>)
    ----------------------------------------
    Total                      7.643ns (5.592ns logic, 2.051ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instance_name/sec'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              7.682ns (Levels of Logic = 4)
  Source:            U3/cnt24_L_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      instance_name/sec rising

  Data Path: U3/cnt24_L_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.787  U3/cnt24_L_0 (U3/cnt24_L_0)
     LUT3:I1->O            1   0.704   0.000  U4/Mmux_digit_3 (U4/Mmux_digit_3)
     MUXF5:I1->O           7   0.321   0.883  U4/Mmux_digit_2_f5 (U4/digit<0>)
     LUT4:I0->O            1   0.704   0.420  U4/Mrom_a_to_g51 (a_to_g_5_OBUF)
     OBUF:I->O                 3.272          a_to_g_5_OBUF (a_to_g<5>)
    ----------------------------------------
    Total                      7.682ns (5.592ns logic, 2.090ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.79 secs
 
--> 

Total memory usage is 249268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

