#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a482390690 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a48247bde0_0 .net "PC", 31 0, v000001a482479310_0;  1 drivers
v000001a48247a760_0 .var "clk", 0 0;
v000001a48247bf20_0 .net "clkout", 0 0, L_000001a48247d420;  1 drivers
v000001a48247bfc0_0 .net "cycles_consumed", 31 0, v000001a48247aa80_0;  1 drivers
v000001a48247c100_0 .var "rst", 0 0;
S_000001a4823909b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a482390690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a4823a5d70 .param/l "RType" 0 4 2, C4<000000>;
P_000001a4823a5da8 .param/l "add" 0 4 5, C4<100000>;
P_000001a4823a5de0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a4823a5e18 .param/l "addu" 0 4 5, C4<100001>;
P_000001a4823a5e50 .param/l "and_" 0 4 5, C4<100100>;
P_000001a4823a5e88 .param/l "andi" 0 4 8, C4<001100>;
P_000001a4823a5ec0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a4823a5ef8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a4823a5f30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a4823a5f68 .param/l "j" 0 4 12, C4<000010>;
P_000001a4823a5fa0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a4823a5fd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a4823a6010 .param/l "lw" 0 4 8, C4<100011>;
P_000001a4823a6048 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a4823a6080 .param/l "or_" 0 4 5, C4<100101>;
P_000001a4823a60b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a4823a60f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a4823a6128 .param/l "sll" 0 4 6, C4<000000>;
P_000001a4823a6160 .param/l "slt" 0 4 5, C4<101010>;
P_000001a4823a6198 .param/l "slti" 0 4 8, C4<101010>;
P_000001a4823a61d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a4823a6208 .param/l "sub" 0 4 5, C4<100010>;
P_000001a4823a6240 .param/l "subu" 0 4 5, C4<100011>;
P_000001a4823a6278 .param/l "sw" 0 4 8, C4<101011>;
P_000001a4823a62b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a4823a62e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001a48247dc00 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d340 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d030 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d960 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d180 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247da40 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d3b0 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d9d0 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d420 .functor OR 1, v000001a48247a760_0, v000001a482399420_0, C4<0>, C4<0>;
L_000001a48247d650 .functor OR 1, L_000001a4824c6860, L_000001a4824c76c0, C4<0>, C4<0>;
L_000001a48247dab0 .functor AND 1, L_000001a4824c62c0, L_000001a4824c64a0, C4<1>, C4<1>;
L_000001a48247dce0 .functor NOT 1, v000001a48247c100_0, C4<0>, C4<0>, C4<0>;
L_000001a48247d810 .functor OR 1, L_000001a4824c6c20, L_000001a4824c65e0, C4<0>, C4<0>;
L_000001a48247d5e0 .functor OR 1, L_000001a48247d810, L_000001a4824c67c0, C4<0>, C4<0>;
L_000001a48247d7a0 .functor OR 1, L_000001a4824c71c0, L_000001a4824d8740, C4<0>, C4<0>;
L_000001a48247cee0 .functor AND 1, L_000001a4824c7080, L_000001a48247d7a0, C4<1>, C4<1>;
L_000001a48247d490 .functor OR 1, L_000001a4824d8560, L_000001a4824d7f20, C4<0>, C4<0>;
L_000001a48247d1f0 .functor AND 1, L_000001a4824d95a0, L_000001a48247d490, C4<1>, C4<1>;
L_000001a48247d260 .functor NOT 1, L_000001a48247d420, C4<0>, C4<0>, C4<0>;
v000001a482479770_0 .net "ALUOp", 3 0, v000001a482397c60_0;  1 drivers
v000001a4824798b0_0 .net "ALUResult", 31 0, v000001a482478a50_0;  1 drivers
v000001a482479950_0 .net "ALUSrc", 0 0, v000001a482397da0_0;  1 drivers
v000001a4823c7c90_0 .net "ALUin2", 31 0, L_000001a4824d8420;  1 drivers
v000001a4823c8190_0 .net "MemReadEn", 0 0, v000001a482398160_0;  1 drivers
v000001a4823c73d0_0 .net "MemWriteEn", 0 0, v000001a482397ee0_0;  1 drivers
v000001a4823c7970_0 .net "MemtoReg", 0 0, v000001a4823987a0_0;  1 drivers
v000001a4823c6cf0_0 .net "PC", 31 0, v000001a482479310_0;  alias, 1 drivers
v000001a4823c7290_0 .net "PCPlus1", 31 0, L_000001a4824c6cc0;  1 drivers
v000001a4823c6d90_0 .net "PCsrc", 0 0, v000001a482478af0_0;  1 drivers
v000001a4823c7d30_0 .net "RegDst", 0 0, v000001a482397f80_0;  1 drivers
v000001a4823c87d0_0 .net "RegWriteEn", 0 0, v000001a482398840_0;  1 drivers
v000001a4823c8870_0 .net "WriteRegister", 4 0, L_000001a4824c7c60;  1 drivers
v000001a4823c7470_0 .net *"_ivl_0", 0 0, L_000001a48247dc00;  1 drivers
L_000001a48247def0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a4823c7a10_0 .net/2u *"_ivl_10", 4 0, L_000001a48247def0;  1 drivers
L_000001a48247e2e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c6e30_0 .net *"_ivl_101", 15 0, L_000001a48247e2e0;  1 drivers
v000001a4823c6ed0_0 .net *"_ivl_102", 31 0, L_000001a4824c7580;  1 drivers
L_000001a48247e328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c7dd0_0 .net *"_ivl_105", 25 0, L_000001a48247e328;  1 drivers
L_000001a48247e370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c76f0_0 .net/2u *"_ivl_106", 31 0, L_000001a48247e370;  1 drivers
v000001a4823c71f0_0 .net *"_ivl_108", 0 0, L_000001a4824c62c0;  1 drivers
L_000001a48247e3b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a4823c7e70_0 .net/2u *"_ivl_110", 5 0, L_000001a48247e3b8;  1 drivers
v000001a4823c6f70_0 .net *"_ivl_112", 0 0, L_000001a4824c64a0;  1 drivers
v000001a4823c8550_0 .net *"_ivl_115", 0 0, L_000001a48247dab0;  1 drivers
v000001a4823c7010_0 .net *"_ivl_116", 47 0, L_000001a4824c6fe0;  1 drivers
L_000001a48247e400 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c7f10_0 .net *"_ivl_119", 15 0, L_000001a48247e400;  1 drivers
L_000001a48247df38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a4823c85f0_0 .net/2u *"_ivl_12", 5 0, L_000001a48247df38;  1 drivers
v000001a4823c7fb0_0 .net *"_ivl_120", 47 0, L_000001a4824c6900;  1 drivers
L_000001a48247e448 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c8050_0 .net *"_ivl_123", 15 0, L_000001a48247e448;  1 drivers
v000001a4823c84b0_0 .net *"_ivl_125", 0 0, L_000001a4824c6180;  1 drivers
v000001a4823c8230_0 .net *"_ivl_126", 31 0, L_000001a4824c7da0;  1 drivers
v000001a4823c7790_0 .net *"_ivl_128", 47 0, L_000001a4824c7d00;  1 drivers
v000001a4823c70b0_0 .net *"_ivl_130", 47 0, L_000001a4824c7940;  1 drivers
v000001a4823c6bb0_0 .net *"_ivl_132", 47 0, L_000001a4824c60e0;  1 drivers
v000001a4823c7bf0_0 .net *"_ivl_134", 47 0, L_000001a4824c7760;  1 drivers
v000001a4823c75b0_0 .net *"_ivl_14", 0 0, L_000001a48247ac60;  1 drivers
v000001a4823c80f0_0 .net *"_ivl_140", 0 0, L_000001a48247dce0;  1 drivers
L_000001a48247e4d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c7830_0 .net/2u *"_ivl_142", 31 0, L_000001a48247e4d8;  1 drivers
L_000001a48247e5b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a4823c7330_0 .net/2u *"_ivl_146", 5 0, L_000001a48247e5b0;  1 drivers
v000001a4823c7510_0 .net *"_ivl_148", 0 0, L_000001a4824c6c20;  1 drivers
L_000001a48247e5f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a4823c6a70_0 .net/2u *"_ivl_150", 5 0, L_000001a48247e5f8;  1 drivers
v000001a4823c7650_0 .net *"_ivl_152", 0 0, L_000001a4824c65e0;  1 drivers
v000001a4823c82d0_0 .net *"_ivl_155", 0 0, L_000001a48247d810;  1 drivers
L_000001a48247e640 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a4823c78d0_0 .net/2u *"_ivl_156", 5 0, L_000001a48247e640;  1 drivers
v000001a4823c7ab0_0 .net *"_ivl_158", 0 0, L_000001a4824c67c0;  1 drivers
L_000001a48247df80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a4823c7b50_0 .net/2u *"_ivl_16", 4 0, L_000001a48247df80;  1 drivers
v000001a4823c7150_0 .net *"_ivl_161", 0 0, L_000001a48247d5e0;  1 drivers
L_000001a48247e688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c8370_0 .net/2u *"_ivl_162", 15 0, L_000001a48247e688;  1 drivers
v000001a4823c8410_0 .net *"_ivl_164", 31 0, L_000001a4824c7300;  1 drivers
v000001a4823c8690_0 .net *"_ivl_167", 0 0, L_000001a4824c69a0;  1 drivers
v000001a4823c8730_0 .net *"_ivl_168", 15 0, L_000001a4824c6d60;  1 drivers
v000001a4823c69d0_0 .net *"_ivl_170", 31 0, L_000001a4824c6040;  1 drivers
v000001a4823c6b10_0 .net *"_ivl_174", 31 0, L_000001a4824c6220;  1 drivers
L_000001a48247e6d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823c6c50_0 .net *"_ivl_177", 25 0, L_000001a48247e6d0;  1 drivers
L_000001a48247e718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce250_0 .net/2u *"_ivl_178", 31 0, L_000001a48247e718;  1 drivers
v000001a4823cdcb0_0 .net *"_ivl_180", 0 0, L_000001a4824c7080;  1 drivers
L_000001a48247e760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a4823cc9f0_0 .net/2u *"_ivl_182", 5 0, L_000001a48247e760;  1 drivers
v000001a4823cde90_0 .net *"_ivl_184", 0 0, L_000001a4824c71c0;  1 drivers
L_000001a48247e7a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a4823cca90_0 .net/2u *"_ivl_186", 5 0, L_000001a48247e7a8;  1 drivers
v000001a4823ccb30_0 .net *"_ivl_188", 0 0, L_000001a4824d8740;  1 drivers
v000001a4823cd5d0_0 .net *"_ivl_19", 4 0, L_000001a48247c560;  1 drivers
v000001a4823cd2b0_0 .net *"_ivl_191", 0 0, L_000001a48247d7a0;  1 drivers
v000001a4823cce50_0 .net *"_ivl_193", 0 0, L_000001a48247cee0;  1 drivers
L_000001a48247e7f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a4823cd670_0 .net/2u *"_ivl_194", 5 0, L_000001a48247e7f0;  1 drivers
v000001a4823ccbd0_0 .net *"_ivl_196", 0 0, L_000001a4824d91e0;  1 drivers
L_000001a48247e838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a4823cdc10_0 .net/2u *"_ivl_198", 31 0, L_000001a48247e838;  1 drivers
L_000001a48247dea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ccc70_0 .net/2u *"_ivl_2", 5 0, L_000001a48247dea8;  1 drivers
v000001a4823cd850_0 .net *"_ivl_20", 4 0, L_000001a48247c380;  1 drivers
v000001a4823ccd10_0 .net *"_ivl_200", 31 0, L_000001a4824d84c0;  1 drivers
v000001a4823cd3f0_0 .net *"_ivl_204", 31 0, L_000001a4824d9460;  1 drivers
L_000001a48247e880 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823cdad0_0 .net *"_ivl_207", 25 0, L_000001a48247e880;  1 drivers
L_000001a48247e8c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823cd7b0_0 .net/2u *"_ivl_208", 31 0, L_000001a48247e8c8;  1 drivers
v000001a4823cd710_0 .net *"_ivl_210", 0 0, L_000001a4824d95a0;  1 drivers
L_000001a48247e910 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ccef0_0 .net/2u *"_ivl_212", 5 0, L_000001a48247e910;  1 drivers
v000001a4823cd350_0 .net *"_ivl_214", 0 0, L_000001a4824d8560;  1 drivers
L_000001a48247e958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a4823cd490_0 .net/2u *"_ivl_216", 5 0, L_000001a48247e958;  1 drivers
v000001a4823cd8f0_0 .net *"_ivl_218", 0 0, L_000001a4824d7f20;  1 drivers
v000001a4823ce110_0 .net *"_ivl_221", 0 0, L_000001a48247d490;  1 drivers
v000001a4823cd530_0 .net *"_ivl_223", 0 0, L_000001a48247d1f0;  1 drivers
L_000001a48247e9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a4823ccdb0_0 .net/2u *"_ivl_224", 5 0, L_000001a48247e9a0;  1 drivers
v000001a4823ce610_0 .net *"_ivl_226", 0 0, L_000001a4824d8ec0;  1 drivers
v000001a4823ce6b0_0 .net *"_ivl_228", 31 0, L_000001a4824d87e0;  1 drivers
v000001a4823cdb70_0 .net *"_ivl_24", 0 0, L_000001a48247d030;  1 drivers
L_000001a48247dfc8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a4823cdd50_0 .net/2u *"_ivl_26", 4 0, L_000001a48247dfc8;  1 drivers
v000001a4823ce570_0 .net *"_ivl_29", 4 0, L_000001a48247a800;  1 drivers
v000001a4823cd210_0 .net *"_ivl_32", 0 0, L_000001a48247d960;  1 drivers
L_000001a48247e010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a4823ccf90_0 .net/2u *"_ivl_34", 4 0, L_000001a48247e010;  1 drivers
v000001a4823cd170_0 .net *"_ivl_37", 4 0, L_000001a48247ad00;  1 drivers
v000001a4823cd030_0 .net *"_ivl_40", 0 0, L_000001a48247d180;  1 drivers
L_000001a48247e058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce7f0_0 .net/2u *"_ivl_42", 15 0, L_000001a48247e058;  1 drivers
v000001a4823cd990_0 .net *"_ivl_45", 15 0, L_000001a4824c6540;  1 drivers
v000001a4823cda30_0 .net *"_ivl_48", 0 0, L_000001a48247da40;  1 drivers
v000001a4823ce750_0 .net *"_ivl_5", 5 0, L_000001a48247c4c0;  1 drivers
L_000001a48247e0a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce890_0 .net/2u *"_ivl_50", 36 0, L_000001a48247e0a0;  1 drivers
L_000001a48247e0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823cd0d0_0 .net/2u *"_ivl_52", 31 0, L_000001a48247e0e8;  1 drivers
v000001a4823cddf0_0 .net *"_ivl_55", 4 0, L_000001a4824c7260;  1 drivers
v000001a4823cdf30_0 .net *"_ivl_56", 36 0, L_000001a4824c73a0;  1 drivers
v000001a4823ce2f0_0 .net *"_ivl_58", 36 0, L_000001a4824c78a0;  1 drivers
v000001a4823cdfd0_0 .net *"_ivl_62", 0 0, L_000001a48247d3b0;  1 drivers
L_000001a48247e130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce070_0 .net/2u *"_ivl_64", 5 0, L_000001a48247e130;  1 drivers
v000001a4823ce1b0_0 .net *"_ivl_67", 5 0, L_000001a4824c7440;  1 drivers
v000001a4823ce390_0 .net *"_ivl_70", 0 0, L_000001a48247d9d0;  1 drivers
L_000001a48247e178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce430_0 .net/2u *"_ivl_72", 57 0, L_000001a48247e178;  1 drivers
L_000001a48247e1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4823ce4d0_0 .net/2u *"_ivl_74", 31 0, L_000001a48247e1c0;  1 drivers
v000001a48247c420_0 .net *"_ivl_77", 25 0, L_000001a4824c6680;  1 drivers
v000001a48247b840_0 .net *"_ivl_78", 57 0, L_000001a4824c6f40;  1 drivers
v000001a48247b480_0 .net *"_ivl_8", 0 0, L_000001a48247d340;  1 drivers
v000001a48247b5c0_0 .net *"_ivl_80", 57 0, L_000001a4824c6ea0;  1 drivers
L_000001a48247e208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a48247b020_0 .net/2u *"_ivl_84", 31 0, L_000001a48247e208;  1 drivers
L_000001a48247e250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a48247b700_0 .net/2u *"_ivl_88", 5 0, L_000001a48247e250;  1 drivers
v000001a48247b8e0_0 .net *"_ivl_90", 0 0, L_000001a4824c6860;  1 drivers
L_000001a48247e298 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a48247b660_0 .net/2u *"_ivl_92", 5 0, L_000001a48247e298;  1 drivers
v000001a48247ae40_0 .net *"_ivl_94", 0 0, L_000001a4824c76c0;  1 drivers
v000001a48247c2e0_0 .net *"_ivl_97", 0 0, L_000001a48247d650;  1 drivers
v000001a48247a940_0 .net *"_ivl_98", 47 0, L_000001a4824c7b20;  1 drivers
v000001a48247ba20_0 .net "adderResult", 31 0, L_000001a4824c7800;  1 drivers
v000001a48247c060_0 .net "address", 31 0, L_000001a4824c6b80;  1 drivers
v000001a48247bd40_0 .net "clk", 0 0, L_000001a48247d420;  alias, 1 drivers
v000001a48247aa80_0 .var "cycles_consumed", 31 0;
v000001a48247b7a0_0 .net "extImm", 31 0, L_000001a4824c6e00;  1 drivers
v000001a48247b980_0 .net "funct", 5 0, L_000001a4824c74e0;  1 drivers
v000001a48247ada0_0 .net "hlt", 0 0, v000001a482399420_0;  1 drivers
v000001a48247b0c0_0 .net "imm", 15 0, L_000001a4824c6400;  1 drivers
v000001a48247aee0_0 .net "immediate", 31 0, L_000001a4824d8920;  1 drivers
v000001a48247b160_0 .net "input_clk", 0 0, v000001a48247a760_0;  1 drivers
v000001a48247bac0_0 .net "instruction", 31 0, L_000001a4824c7a80;  1 drivers
v000001a48247b200_0 .net "memoryReadData", 31 0, v000001a482479ef0_0;  1 drivers
v000001a48247c240_0 .net "nextPC", 31 0, L_000001a4824c79e0;  1 drivers
v000001a48247be80_0 .net "opcode", 5 0, L_000001a48247c1a0;  1 drivers
v000001a48247b2a0_0 .net "rd", 4 0, L_000001a48247a6c0;  1 drivers
v000001a48247af80_0 .net "readData1", 31 0, L_000001a48247d0a0;  1 drivers
v000001a48247b340_0 .net "readData1_w", 31 0, L_000001a4824d8240;  1 drivers
v000001a48247ab20_0 .net "readData2", 31 0, L_000001a48247d110;  1 drivers
v000001a48247bb60_0 .net "rs", 4 0, L_000001a48247a8a0;  1 drivers
v000001a48247b3e0_0 .net "rst", 0 0, v000001a48247c100_0;  1 drivers
v000001a48247b520_0 .net "rt", 4 0, L_000001a4824c6360;  1 drivers
v000001a48247bc00_0 .net "shamt", 31 0, L_000001a4824c7620;  1 drivers
v000001a48247abc0_0 .net "wire_instruction", 31 0, L_000001a48247d730;  1 drivers
v000001a48247a9e0_0 .net "writeData", 31 0, L_000001a4824d8600;  1 drivers
v000001a48247bca0_0 .net "zero", 0 0, L_000001a4824d9960;  1 drivers
L_000001a48247c4c0 .part L_000001a4824c7a80, 26, 6;
L_000001a48247c1a0 .functor MUXZ 6, L_000001a48247c4c0, L_000001a48247dea8, L_000001a48247dc00, C4<>;
L_000001a48247ac60 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247df38;
L_000001a48247c560 .part L_000001a4824c7a80, 11, 5;
L_000001a48247c380 .functor MUXZ 5, L_000001a48247c560, L_000001a48247df80, L_000001a48247ac60, C4<>;
L_000001a48247a6c0 .functor MUXZ 5, L_000001a48247c380, L_000001a48247def0, L_000001a48247d340, C4<>;
L_000001a48247a800 .part L_000001a4824c7a80, 21, 5;
L_000001a48247a8a0 .functor MUXZ 5, L_000001a48247a800, L_000001a48247dfc8, L_000001a48247d030, C4<>;
L_000001a48247ad00 .part L_000001a4824c7a80, 16, 5;
L_000001a4824c6360 .functor MUXZ 5, L_000001a48247ad00, L_000001a48247e010, L_000001a48247d960, C4<>;
L_000001a4824c6540 .part L_000001a4824c7a80, 0, 16;
L_000001a4824c6400 .functor MUXZ 16, L_000001a4824c6540, L_000001a48247e058, L_000001a48247d180, C4<>;
L_000001a4824c7260 .part L_000001a4824c7a80, 6, 5;
L_000001a4824c73a0 .concat [ 5 32 0 0], L_000001a4824c7260, L_000001a48247e0e8;
L_000001a4824c78a0 .functor MUXZ 37, L_000001a4824c73a0, L_000001a48247e0a0, L_000001a48247da40, C4<>;
L_000001a4824c7620 .part L_000001a4824c78a0, 0, 32;
L_000001a4824c7440 .part L_000001a4824c7a80, 0, 6;
L_000001a4824c74e0 .functor MUXZ 6, L_000001a4824c7440, L_000001a48247e130, L_000001a48247d3b0, C4<>;
L_000001a4824c6680 .part L_000001a4824c7a80, 0, 26;
L_000001a4824c6f40 .concat [ 26 32 0 0], L_000001a4824c6680, L_000001a48247e1c0;
L_000001a4824c6ea0 .functor MUXZ 58, L_000001a4824c6f40, L_000001a48247e178, L_000001a48247d9d0, C4<>;
L_000001a4824c6b80 .part L_000001a4824c6ea0, 0, 32;
L_000001a4824c6cc0 .arith/sum 32, v000001a482479310_0, L_000001a48247e208;
L_000001a4824c6860 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e250;
L_000001a4824c76c0 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e298;
L_000001a4824c7b20 .concat [ 32 16 0 0], L_000001a4824c6b80, L_000001a48247e2e0;
L_000001a4824c7580 .concat [ 6 26 0 0], L_000001a48247c1a0, L_000001a48247e328;
L_000001a4824c62c0 .cmp/eq 32, L_000001a4824c7580, L_000001a48247e370;
L_000001a4824c64a0 .cmp/eq 6, L_000001a4824c74e0, L_000001a48247e3b8;
L_000001a4824c6fe0 .concat [ 32 16 0 0], L_000001a48247d0a0, L_000001a48247e400;
L_000001a4824c6900 .concat [ 32 16 0 0], v000001a482479310_0, L_000001a48247e448;
L_000001a4824c6180 .part L_000001a4824c6400, 15, 1;
LS_000001a4824c7da0_0_0 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_4 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_8 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_12 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_16 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_20 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_24 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_0_28 .concat [ 1 1 1 1], L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180, L_000001a4824c6180;
LS_000001a4824c7da0_1_0 .concat [ 4 4 4 4], LS_000001a4824c7da0_0_0, LS_000001a4824c7da0_0_4, LS_000001a4824c7da0_0_8, LS_000001a4824c7da0_0_12;
LS_000001a4824c7da0_1_4 .concat [ 4 4 4 4], LS_000001a4824c7da0_0_16, LS_000001a4824c7da0_0_20, LS_000001a4824c7da0_0_24, LS_000001a4824c7da0_0_28;
L_000001a4824c7da0 .concat [ 16 16 0 0], LS_000001a4824c7da0_1_0, LS_000001a4824c7da0_1_4;
L_000001a4824c7d00 .concat [ 16 32 0 0], L_000001a4824c6400, L_000001a4824c7da0;
L_000001a4824c7940 .arith/sum 48, L_000001a4824c6900, L_000001a4824c7d00;
L_000001a4824c60e0 .functor MUXZ 48, L_000001a4824c7940, L_000001a4824c6fe0, L_000001a48247dab0, C4<>;
L_000001a4824c7760 .functor MUXZ 48, L_000001a4824c60e0, L_000001a4824c7b20, L_000001a48247d650, C4<>;
L_000001a4824c7800 .part L_000001a4824c7760, 0, 32;
L_000001a4824c79e0 .functor MUXZ 32, L_000001a4824c6cc0, L_000001a4824c7800, v000001a482478af0_0, C4<>;
L_000001a4824c7a80 .functor MUXZ 32, L_000001a48247d730, L_000001a48247e4d8, L_000001a48247dce0, C4<>;
L_000001a4824c6c20 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e5b0;
L_000001a4824c65e0 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e5f8;
L_000001a4824c67c0 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e640;
L_000001a4824c7300 .concat [ 16 16 0 0], L_000001a4824c6400, L_000001a48247e688;
L_000001a4824c69a0 .part L_000001a4824c6400, 15, 1;
LS_000001a4824c6d60_0_0 .concat [ 1 1 1 1], L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0;
LS_000001a4824c6d60_0_4 .concat [ 1 1 1 1], L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0;
LS_000001a4824c6d60_0_8 .concat [ 1 1 1 1], L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0;
LS_000001a4824c6d60_0_12 .concat [ 1 1 1 1], L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0, L_000001a4824c69a0;
L_000001a4824c6d60 .concat [ 4 4 4 4], LS_000001a4824c6d60_0_0, LS_000001a4824c6d60_0_4, LS_000001a4824c6d60_0_8, LS_000001a4824c6d60_0_12;
L_000001a4824c6040 .concat [ 16 16 0 0], L_000001a4824c6400, L_000001a4824c6d60;
L_000001a4824c6e00 .functor MUXZ 32, L_000001a4824c6040, L_000001a4824c7300, L_000001a48247d5e0, C4<>;
L_000001a4824c6220 .concat [ 6 26 0 0], L_000001a48247c1a0, L_000001a48247e6d0;
L_000001a4824c7080 .cmp/eq 32, L_000001a4824c6220, L_000001a48247e718;
L_000001a4824c71c0 .cmp/eq 6, L_000001a4824c74e0, L_000001a48247e760;
L_000001a4824d8740 .cmp/eq 6, L_000001a4824c74e0, L_000001a48247e7a8;
L_000001a4824d91e0 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e7f0;
L_000001a4824d84c0 .functor MUXZ 32, L_000001a4824c6e00, L_000001a48247e838, L_000001a4824d91e0, C4<>;
L_000001a4824d8920 .functor MUXZ 32, L_000001a4824d84c0, L_000001a4824c7620, L_000001a48247cee0, C4<>;
L_000001a4824d9460 .concat [ 6 26 0 0], L_000001a48247c1a0, L_000001a48247e880;
L_000001a4824d95a0 .cmp/eq 32, L_000001a4824d9460, L_000001a48247e8c8;
L_000001a4824d8560 .cmp/eq 6, L_000001a4824c74e0, L_000001a48247e910;
L_000001a4824d7f20 .cmp/eq 6, L_000001a4824c74e0, L_000001a48247e958;
L_000001a4824d8ec0 .cmp/eq 6, L_000001a48247c1a0, L_000001a48247e9a0;
L_000001a4824d87e0 .functor MUXZ 32, L_000001a48247d0a0, v000001a482479310_0, L_000001a4824d8ec0, C4<>;
L_000001a4824d8240 .functor MUXZ 32, L_000001a4824d87e0, L_000001a48247d110, L_000001a48247d1f0, C4<>;
S_000001a482390b40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a482387b30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a48247db20 .functor NOT 1, v000001a482397da0_0, C4<0>, C4<0>, C4<0>;
v000001a482397d00_0 .net *"_ivl_0", 0 0, L_000001a48247db20;  1 drivers
v000001a4823983e0_0 .net "in1", 31 0, L_000001a48247d110;  alias, 1 drivers
v000001a482398700_0 .net "in2", 31 0, L_000001a4824d8920;  alias, 1 drivers
v000001a482399a60_0 .net "out", 31 0, L_000001a4824d8420;  alias, 1 drivers
v000001a4823992e0_0 .net "s", 0 0, v000001a482397da0_0;  alias, 1 drivers
L_000001a4824d8420 .functor MUXZ 32, L_000001a4824d8920, L_000001a48247d110, L_000001a48247db20, C4<>;
S_000001a482334190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a4823c63c0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a4823c63f8 .param/l "add" 0 4 5, C4<100000>;
P_000001a4823c6430 .param/l "addi" 0 4 8, C4<001000>;
P_000001a4823c6468 .param/l "addu" 0 4 5, C4<100001>;
P_000001a4823c64a0 .param/l "and_" 0 4 5, C4<100100>;
P_000001a4823c64d8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a4823c6510 .param/l "beq" 0 4 10, C4<000100>;
P_000001a4823c6548 .param/l "bne" 0 4 10, C4<000101>;
P_000001a4823c6580 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a4823c65b8 .param/l "j" 0 4 12, C4<000010>;
P_000001a4823c65f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a4823c6628 .param/l "jr" 0 4 6, C4<001000>;
P_000001a4823c6660 .param/l "lw" 0 4 8, C4<100011>;
P_000001a4823c6698 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a4823c66d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a4823c6708 .param/l "ori" 0 4 8, C4<001101>;
P_000001a4823c6740 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a4823c6778 .param/l "sll" 0 4 6, C4<000000>;
P_000001a4823c67b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001a4823c67e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a4823c6820 .param/l "srl" 0 4 6, C4<000010>;
P_000001a4823c6858 .param/l "sub" 0 4 5, C4<100010>;
P_000001a4823c6890 .param/l "subu" 0 4 5, C4<100011>;
P_000001a4823c68c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a4823c6900 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a4823c6938 .param/l "xori" 0 4 8, C4<001110>;
v000001a482397c60_0 .var "ALUOp", 3 0;
v000001a482397da0_0 .var "ALUSrc", 0 0;
v000001a482398160_0 .var "MemReadEn", 0 0;
v000001a482397ee0_0 .var "MemWriteEn", 0 0;
v000001a4823987a0_0 .var "MemtoReg", 0 0;
v000001a482397f80_0 .var "RegDst", 0 0;
v000001a482398840_0 .var "RegWriteEn", 0 0;
v000001a482398020_0 .net "funct", 5 0, L_000001a4824c74e0;  alias, 1 drivers
v000001a482399420_0 .var "hlt", 0 0;
v000001a482398ac0_0 .net "opcode", 5 0, L_000001a48247c1a0;  alias, 1 drivers
v000001a482398980_0 .net "rst", 0 0, v000001a48247c100_0;  alias, 1 drivers
E_000001a482387b70 .event anyedge, v000001a482398980_0, v000001a482398ac0_0, v000001a482398020_0;
S_000001a4823343e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a482387bb0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a48247d730 .functor BUFZ 32, L_000001a4824c6720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a4823980c0_0 .net "Data_Out", 31 0, L_000001a48247d730;  alias, 1 drivers
v000001a482398200 .array "InstMem", 0 1023, 31 0;
v000001a482398340_0 .net *"_ivl_0", 31 0, L_000001a4824c6720;  1 drivers
v000001a482398480_0 .net *"_ivl_3", 9 0, L_000001a4824c7bc0;  1 drivers
v000001a482398b60_0 .net *"_ivl_4", 11 0, L_000001a4824c6a40;  1 drivers
L_000001a48247e490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a482398c00_0 .net *"_ivl_7", 1 0, L_000001a48247e490;  1 drivers
v000001a482398d40_0 .net "addr", 31 0, v000001a482479310_0;  alias, 1 drivers
v000001a482398e80_0 .var/i "i", 31 0;
L_000001a4824c6720 .array/port v000001a482398200, L_000001a4824c6a40;
L_000001a4824c7bc0 .part v000001a482479310_0, 0, 10;
L_000001a4824c6a40 .concat [ 10 2 0 0], L_000001a4824c7bc0, L_000001a48247e490;
S_000001a4822e29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a48247d0a0 .functor BUFZ 32, L_000001a4824c7120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a48247d110 .functor BUFZ 32, L_000001a4824c5f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a482398fc0_0 .net *"_ivl_0", 31 0, L_000001a4824c7120;  1 drivers
v000001a482399060_0 .net *"_ivl_10", 6 0, L_000001a4824c6ae0;  1 drivers
L_000001a48247e568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a482374570_0 .net *"_ivl_13", 1 0, L_000001a48247e568;  1 drivers
v000001a482374c50_0 .net *"_ivl_2", 6 0, L_000001a4824c5fa0;  1 drivers
L_000001a48247e520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a4824793b0_0 .net *"_ivl_5", 1 0, L_000001a48247e520;  1 drivers
v000001a4824780f0_0 .net *"_ivl_8", 31 0, L_000001a4824c5f00;  1 drivers
v000001a482479590_0 .net "clk", 0 0, L_000001a48247d420;  alias, 1 drivers
v000001a482478190_0 .var/i "i", 31 0;
v000001a482478230_0 .net "readData1", 31 0, L_000001a48247d0a0;  alias, 1 drivers
v000001a4824794f0_0 .net "readData2", 31 0, L_000001a48247d110;  alias, 1 drivers
v000001a482478550_0 .net "readRegister1", 4 0, L_000001a48247a8a0;  alias, 1 drivers
v000001a482479f90_0 .net "readRegister2", 4 0, L_000001a4824c6360;  alias, 1 drivers
v000001a482478cd0 .array "registers", 31 0, 31 0;
v000001a4824799f0_0 .net "rst", 0 0, v000001a48247c100_0;  alias, 1 drivers
v000001a4824782d0_0 .net "we", 0 0, v000001a482398840_0;  alias, 1 drivers
v000001a482478870_0 .net "writeData", 31 0, L_000001a4824d8600;  alias, 1 drivers
v000001a482479450_0 .net "writeRegister", 4 0, L_000001a4824c7c60;  alias, 1 drivers
E_000001a482387570/0 .event negedge, v000001a482398980_0;
E_000001a482387570/1 .event posedge, v000001a482479590_0;
E_000001a482387570 .event/or E_000001a482387570/0, E_000001a482387570/1;
L_000001a4824c7120 .array/port v000001a482478cd0, L_000001a4824c5fa0;
L_000001a4824c5fa0 .concat [ 5 2 0 0], L_000001a48247a8a0, L_000001a48247e520;
L_000001a4824c5f00 .array/port v000001a482478cd0, L_000001a4824c6ae0;
L_000001a4824c6ae0 .concat [ 5 2 0 0], L_000001a4824c6360, L_000001a48247e568;
S_000001a4822e2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a4822e29c0;
 .timescale 0 0;
v000001a482398f20_0 .var/i "i", 31 0;
S_000001a482331830 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a482387770 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a48247d6c0 .functor NOT 1, v000001a482397f80_0, C4<0>, C4<0>, C4<0>;
v000001a482478910_0 .net *"_ivl_0", 0 0, L_000001a48247d6c0;  1 drivers
v000001a482478410_0 .net "in1", 4 0, L_000001a4824c6360;  alias, 1 drivers
v000001a482479bd0_0 .net "in2", 4 0, L_000001a48247a6c0;  alias, 1 drivers
v000001a482479a90_0 .net "out", 4 0, L_000001a4824c7c60;  alias, 1 drivers
v000001a482478eb0_0 .net "s", 0 0, v000001a482397f80_0;  alias, 1 drivers
L_000001a4824c7c60 .functor MUXZ 5, L_000001a48247a6c0, L_000001a4824c6360, L_000001a48247d6c0, C4<>;
S_000001a4823319c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a482386ff0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a48247d500 .functor NOT 1, v000001a4823987a0_0, C4<0>, C4<0>, C4<0>;
v000001a4824784b0_0 .net *"_ivl_0", 0 0, L_000001a48247d500;  1 drivers
v000001a482479c70_0 .net "in1", 31 0, v000001a482478a50_0;  alias, 1 drivers
v000001a482479d10_0 .net "in2", 31 0, v000001a482479ef0_0;  alias, 1 drivers
v000001a4824785f0_0 .net "out", 31 0, L_000001a4824d8600;  alias, 1 drivers
v000001a482479810_0 .net "s", 0 0, v000001a4823987a0_0;  alias, 1 drivers
L_000001a4824d8600 .functor MUXZ 32, v000001a482479ef0_0, v000001a482478a50_0, L_000001a48247d500, C4<>;
S_000001a48231d9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a48231db60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a48231db98 .param/l "AND" 0 9 12, C4<0010>;
P_000001a48231dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a48231dc08 .param/l "OR" 0 9 12, C4<0011>;
P_000001a48231dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a48231dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a48231dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a48231dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a48231dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a48231dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a48231dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a48231ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a48247e9e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a482479db0_0 .net/2u *"_ivl_0", 31 0, L_000001a48247e9e8;  1 drivers
v000001a482478370_0 .net "opSel", 3 0, v000001a482397c60_0;  alias, 1 drivers
v000001a4824789b0_0 .net "operand1", 31 0, L_000001a4824d8240;  alias, 1 drivers
v000001a482478690_0 .net "operand2", 31 0, L_000001a4824d8420;  alias, 1 drivers
v000001a482478a50_0 .var "result", 31 0;
v000001a482478730_0 .net "zero", 0 0, L_000001a4824d9960;  alias, 1 drivers
E_000001a4823875b0 .event anyedge, v000001a482397c60_0, v000001a4824789b0_0, v000001a482399a60_0;
L_000001a4824d9960 .cmp/eq 32, v000001a482478a50_0, L_000001a48247e9e8;
S_000001a482364ea0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001a48247a0b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a48247a0e8 .param/l "add" 0 4 5, C4<100000>;
P_000001a48247a120 .param/l "addi" 0 4 8, C4<001000>;
P_000001a48247a158 .param/l "addu" 0 4 5, C4<100001>;
P_000001a48247a190 .param/l "and_" 0 4 5, C4<100100>;
P_000001a48247a1c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a48247a200 .param/l "beq" 0 4 10, C4<000100>;
P_000001a48247a238 .param/l "bne" 0 4 10, C4<000101>;
P_000001a48247a270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a48247a2a8 .param/l "j" 0 4 12, C4<000010>;
P_000001a48247a2e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a48247a318 .param/l "jr" 0 4 6, C4<001000>;
P_000001a48247a350 .param/l "lw" 0 4 8, C4<100011>;
P_000001a48247a388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a48247a3c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a48247a3f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a48247a430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a48247a468 .param/l "sll" 0 4 6, C4<000000>;
P_000001a48247a4a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001a48247a4d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a48247a510 .param/l "srl" 0 4 6, C4<000010>;
P_000001a48247a548 .param/l "sub" 0 4 5, C4<100010>;
P_000001a48247a580 .param/l "subu" 0 4 5, C4<100011>;
P_000001a48247a5b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a48247a5f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a48247a628 .param/l "xori" 0 4 8, C4<001110>;
v000001a482478af0_0 .var "PCsrc", 0 0;
v000001a482478d70_0 .net "funct", 5 0, L_000001a4824c74e0;  alias, 1 drivers
v000001a482478e10_0 .net "opcode", 5 0, L_000001a48247c1a0;  alias, 1 drivers
v000001a482478b90_0 .net "operand1", 31 0, L_000001a48247d0a0;  alias, 1 drivers
v000001a4824787d0_0 .net "operand2", 31 0, L_000001a4824d8420;  alias, 1 drivers
v000001a482479130_0 .net "rst", 0 0, v000001a48247c100_0;  alias, 1 drivers
E_000001a482387730/0 .event anyedge, v000001a482398980_0, v000001a482398ac0_0, v000001a482478230_0, v000001a482399a60_0;
E_000001a482387730/1 .event anyedge, v000001a482398020_0;
E_000001a482387730 .event/or E_000001a482387730/0, E_000001a482387730/1;
S_000001a482365030 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a482478c30 .array "DataMem", 0 1023, 31 0;
v000001a482479090_0 .net "address", 31 0, v000001a482478a50_0;  alias, 1 drivers
v000001a482478f50_0 .net "clock", 0 0, L_000001a48247d260;  1 drivers
v000001a482478ff0_0 .net "data", 31 0, L_000001a48247d110;  alias, 1 drivers
v000001a482479e50_0 .var/i "i", 31 0;
v000001a482479ef0_0 .var "q", 31 0;
v000001a482479b30_0 .net "rden", 0 0, v000001a482398160_0;  alias, 1 drivers
v000001a4824791d0_0 .net "wren", 0 0, v000001a482397ee0_0;  alias, 1 drivers
E_000001a482387070 .event posedge, v000001a482478f50_0;
S_000001a48234d530 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001a4823909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a482387cf0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a482479270_0 .net "PCin", 31 0, L_000001a4824c79e0;  alias, 1 drivers
v000001a482479310_0 .var "PCout", 31 0;
v000001a482479630_0 .net "clk", 0 0, L_000001a48247d420;  alias, 1 drivers
v000001a4824796d0_0 .net "rst", 0 0, v000001a48247c100_0;  alias, 1 drivers
    .scope S_000001a482364ea0;
T_0 ;
    %wait E_000001a482387730;
    %load/vec4 v000001a482479130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a482478af0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a482478e10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001a482478b90_0;
    %load/vec4 v000001a4824787d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001a482478e10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a482478b90_0;
    %load/vec4 v000001a4824787d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001a482478e10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001a482478e10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001a482478e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001a482478d70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001a482478af0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a48234d530;
T_1 ;
    %wait E_000001a482387570;
    %load/vec4 v000001a4824796d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a482479310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a482479270_0;
    %assign/vec4 v000001a482479310_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a4823343e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a482398e80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a482398e80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a482398e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %load/vec4 v000001a482398e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a482398e80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482398200, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a482334190;
T_3 ;
    %wait E_000001a482387b70;
    %load/vec4 v000001a482398980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a482399420_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a482398840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a482397ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a4823987a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a482398160_0, 0;
    %assign/vec4 v000001a482397f80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a482399420_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a482397c60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a482397da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a482398840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a482397ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a4823987a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a482398160_0, 0, 1;
    %store/vec4 v000001a482397f80_0, 0, 1;
    %load/vec4 v000001a482398ac0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482399420_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %load/vec4 v000001a482398020_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a482397f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482398840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4823987a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a482397da0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a482397c60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a4822e29c0;
T_4 ;
    %wait E_000001a482387570;
    %fork t_1, S_000001a4822e2b50;
    %jmp t_0;
    .scope S_000001a4822e2b50;
t_1 ;
    %load/vec4 v000001a4824799f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a482398f20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a482398f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a482398f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478cd0, 0, 4;
    %load/vec4 v000001a482398f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a482398f20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a4824782d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a482478870_0;
    %load/vec4 v000001a482479450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478cd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a4822e29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a4822e29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a482478190_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a482478190_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a482478190_0;
    %ix/getv/s 4, v000001a482478190_0;
    %load/vec4a v000001a482478cd0, 4;
    %ix/getv/s 4, v000001a482478190_0;
    %load/vec4a v000001a482478cd0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a482478190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a482478190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a48231d9d0;
T_6 ;
    %wait E_000001a4823875b0;
    %load/vec4 v000001a482478370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %add;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %sub;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %and;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %or;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %xor;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %or;
    %inv;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a4824789b0_0;
    %load/vec4 v000001a482478690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a482478690_0;
    %load/vec4 v000001a4824789b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a4824789b0_0;
    %ix/getv 4, v000001a482478690_0;
    %shiftl 4;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a4824789b0_0;
    %ix/getv 4, v000001a482478690_0;
    %shiftr 4;
    %assign/vec4 v000001a482478a50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a482365030;
T_7 ;
    %wait E_000001a482387070;
    %load/vec4 v000001a482479b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a482479090_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a482478c30, 4;
    %assign/vec4 v000001a482479ef0_0, 0;
T_7.0 ;
    %load/vec4 v000001a4824791d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a482478ff0_0;
    %ix/getv 3, v000001a482479090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a482365030;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a482479e50_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a482479e50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a482479e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %load/vec4 v000001a482479e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a482479e50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a482478c30, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001a482365030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a482479e50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a482479e50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a482479e50_0;
    %load/vec4a v000001a482478c30, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001a482479e50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a482479e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a482479e50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a4823909b0;
T_10 ;
    %wait E_000001a482387570;
    %load/vec4 v000001a48247b3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a48247aa80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a48247aa80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a48247aa80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a482390690;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a48247a760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a48247c100_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a482390690;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a48247a760_0;
    %inv;
    %assign/vec4 v000001a48247a760_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a482390690;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a48247c100_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a48247c100_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a48247bfc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
