example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1

initial begin
	present_state = I("0", reset, in);
end

always @(posedge clk)
	start:
		if (reset == 0) begin
			present_state.next = I("0", reset, in);
			next_state = present_state.next;
			out = 1;
		end else begin
			next_state.next = I("1", reset, in);
			next_state = next_state.next;
			out = 0;
		end
		present_state.next = next_state;
end

always @(posedge clk)
	output:
		out <= present_state.out;
end

================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk) begin
    if (reset) begin
        next_state <= 0;
        present_state <= 0;
    end
    else begin
        // State 0 is not reachable because 0 input never sets the accumulated state, so don't bother
	case (next_state)
     1: begin
       present_state <= 1;
       next_state <= 1;
       if (in) begin
           out <= 1;
       end
       else begin
           out <= 0;
       end
     end
     0: begin
       present_state <= 0;
       next_state <= 1;
       if (in) begin
           out <= 1;
       end
     end
    end
end

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
Always(reset) begin
  present_state = 0;
  next_state = 0;
end

initial begin
    present_state <= 1;
    next_state <= 0;
end

always @(posedge clk or posedge reset) begin
  if (reset == 1) begin
    present_state <= 0;
    next_state <= 0;
    out <= 1;
  end
  
  if ((present_state==0) && (in==1)) begin
    next_state <= 0;
    out <= 1;
  end
  
  if ((present_state==1) && (in==0)) begin
    next_state <= 1;
    out <= 0;
  end
  
  if (present_state==0) begin
    case (next_state)
      0 : begin
        if (in==1)
================================================================
