// Seed: 2620138936
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  wand id_4;
  logic [7:0][-1] id_5;
  assign id_4 = id_4;
  assign id_4 = -1'b0;
  wire id_6, id_7;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    output tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5
  );
  assign modCall_1.type_8 = 0;
endmodule
