# Half-Precision Floating-Point Adder and Subtractor

## ğŸ“Œ Description
This project implements a **half-precision floating-point adder and subtractor** using **SystemVerilog** in **Quartus** for the **DE10-Lite FPGA board**.  

It was developed as a term project for the *Digital Logic II* course at the **University of Texas at Arlington**.  

---

## ğŸ¤ Contribution Guidelines
This project was created for a university class, so future contributions are not expected.  
However, if you would like to connect or discuss the program, feel free to reach out.  

---

## ğŸ› ï¸ Instructions
* Clone this repository.
* Use Quartus Version 20.1, as this was the version used during development.
* Most of the equipment was provided by the University of Texas at Arlington on a custom-made board, as shown in the video below.

## Author 
Pujan Pathak ğŸ“§ pathakpujan24@gmail.com

## Acknowledgements 
* The Keypad code and the LCD board code were provided by [**Dr. Bill D. Carroll**](https://www.uta.edu/academics/faculty/profile?user=carroll).
* The Equipments for the project were provided by **University of Texas at Arligton CSE Depetarment**.

## ğŸ¥ Video
[![Watch the demo](https://img.youtube.com/vi/-Gh6CqOEadY/0.jpg)](https://youtu.be/-Gh6CqOEadY)

