// Seed: 2588544984
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = 1 == 1 ? (1 + 1) : id_0;
  assign id_2 = id_0 ? id_0 : {1{id_1}};
endmodule
