A1;;GND-2;;GND
A2;;GND-1;;GND
A3;;MGTHRXN3_228;;GTP0RX_N
A4;;MGTHRXP3_228;;GTP0RX_P
A5;;GND-3;;GND
A6;;GND-4;;GND
A7;;GND-5;;GND
A8;;IO_T0U_N12_VRP_66;;VRP_68
A9;;IO_L2N_T0L_N3_66;;RTM_FPGA_GTP_Tx0_N
A10;;IO_L4N_T0U_N7_DBC_AD7N_66;;FPGA_DAC_SYSREF_N
A11;;GND-6;;GND
A12;;IO_L23N_T3U_N9_66;;RTM_FPGA_LVDS1_N
A13;;IO_L23P_T3U_N8_66;;RTM_FPGA_LVDS1_P
A14;;IO_L1N_T0L_N1_DBC_68;;$7N8953
A15;;IO_L3N_T0L_N5_AD15N_68;;$7N8950
A16;;VCCO_68-6;;P1V5
A17;;IO_T0U_N12_VRP_68;;VRP_66
A18;;IO_L2N_T0L_N3_68;;$7N8948
A19;;IO_L2P_T0L_N2_68;;$7N8949
A20;;IO_L17N_T2U_N9_AD10N_67;;DDR3_32_DQ23
A21;;GND-7;;GND
A22;;IO_T2U_N12_67;;$7N8978
A23;;IO_T1U_N12_67;;$7N8974
A24;;IO_L10N_T1U_N7_QBC_AD4N_67;;DDR3_32_DQS1_N
A25;;IO_L8N_T1L_N3_AD5N_67;;DDR3_32_DQ13
A26;;VCCO_67-2;;P1V5
A27;;IO_L6P_T0U_N10_AD6P_67;;DDR3_32_DQ2
A28;;IO_L6N_T0U_N11_AD6N_67;;DDR3_32_DQ6
A29;;IO_L4N_T0U_N7_DBC_AD7N_67;;DDR3_32_DQS0_N
A30;;GND-8;;GND
A31;;GND-9;;GND
A32;;GND-10;;GND
A33;;NC-12;;$12N4311
A34;;NC-11;;$12N4310
AA1;;GND-45;;GND
AA2;;GND-46;;GND
AA3;;MGTHTXN0_226;;GTP11TXC_N
AA4;;MGTHTXP0_226;;GTP11TXC_P
AA5;;GND-47;;GND
AA6;;MGTVCCAUX_R-1;;MGTVCCAUX
AA7;;D02_0;;QSPI0_IO2
AA8;;VCCAUX-1;;VCCAUX
AA9;;CCLK_0;;FPGA_CCLK
AA10;;VCCINT-7;;VCCINT
AA11;;GND-49;;GND
AA12;;VCCINT-32;;VCCINT
AA13;;GND-50;;GND
AA14;;VCCINT-44;;VCCINT
AA15;;GND-51;;GND
AA16;;VCCINT-42;;VCCINT
AA17;;GND-52;;GND
AA18;;VCCBRAM-4;;VCCBRAM
AA19;;GND-53;;GND
AA20;;IO_L9P_T1L_N4_AD12P_47;;FMC1_LA25_P
AA21;;GND-54;;GND
AA22;;IO_L7P_T1L_N0_QBC_AD13P_47;;FMC1_LA26_P
AA23;;IO_L11N_T1U_N9_GC_47;;FMC1_CLK1_M2C_N
AA24;;IO_L12P_T1U_N10_GC_47;;FMC1_CLK0_M2C_P
AA25;;IO_L12N_T1U_N11_GC_47;;FMC1_CLK0_M2C_N
AA26;;VCCO_47-3;;P1V8
AA27;;IO_L5P_T0U_N8_AD14P_47;;RXC12_P
AA28;;IO_T0U_N12_VRP_47;;VRP_47
AA29;;IO_L16P_T2U_N6_QBC_AD3P_48;;FMC1_LA11_P
AA30;;VREF_48;;FMC1_VREF_A_M2C
AA31;;GND-55;;GND
AA32;;IO_L13P_T2L_N0_GC_QBC_48;;FMC1_LA00_CC_P
AA33;;IO_T2U_N12_48;;$5N7857
AA34;;IO_L17P_T2U_N8_AD10P_48;;FMC1_LA10_P
AB1;;MGTHRXN3_225;;GTP12RX_N
AB2;;MGTHRXP3_225;;GTP12RX_P
AB3;;GND-56;;GND
AB4;;GND-57;;GND
AB5;;MGTREFCLK0N_225;;REFCLK227_C_N
AB6;;MGTREFCLK0P_225;;REFCLK227_C_P
AB7;;D01_DIN_0;;QSPI0_IO1
AB8;;GND-31;;GND
AB9;;VCCO_0-2;;P3V3
AB10;;GND-58;;GND
AB11;;VCCINT-33;;VCCINT
AB12;;GND-59;;GND
AB13;;VCCINT-34;;VCCINT
AB14;;GND-60;;GND
AB15;;VCCINT-4;;VCCINT
AB16;;GND-61;;GND
AB17;;VCCBRAM-2;;VCCBRAM
AB18;;GND-62;;GND
AB19;;VCCAUX_IO-8;;VCCAUX
AB20;;IO_L9N_T1L_N5_AD12N_47;;FMC1_LA25_N
AB21;;IO_L10P_T1U_N6_QBC_AD4P_47;;FMC1_LA23_P
AB22;;IO_L7N_T1L_N1_QBC_AD13N_47;;FMC1_LA26_N
AB23;;VCCO_47-5;;P1V8
AB24;;IO_L3P_T0L_N4_AD15P_47;;RXC13_P
AB25;;IO_L6P_T0U_N10_AD6P_47;;FMC1_LA27_P
AB26;;IO_L6N_T0U_N11_AD6N_47;;FMC1_LA27_N
AB27;;IO_L5N_T0U_N9_AD14N_47;;RXC12_N
AB28;;GND-63;;GND
AB29;;IO_L16N_T2U_N7_QBC_AD3N_48;;FMC1_LA11_N
AB30;;IO_L14P_T2L_N2_GC_48;;FMC1_LA01_CC_P
AB31;;IO_L14N_T2L_N3_GC_48;;FMC1_LA01_CC_N
AB32;;IO_L13N_T2L_N1_GC_QBC_48;;FMC1_LA00_CC_N
AB33;;VCCO_48-5;;P1V8
AB34;;IO_L17N_T2U_N9_AD10N_48;;FMC1_LA10_N
AC1;;GND-64;;GND
AC2;;MGTAVTT_R-15;;MGTAVTT
AC3;;MGTHTXN3_225;;GTP12TXC_N
AC4;;MGTHTXP3_225;;GTP12TXC_P
AC5;;GND-65;;GND
AC6;;MGTAVCC_R-9;;MGTAVCC
AC7;;D00_MOSI_0;;QSPI0_IO0
AC8;;VCCAUX-2;;VCCAUX
AC9;;TCK_0;;FPGA_TCK
AC10;;VCCINT-35;;VCCINT
AC11;;GND-67;;GND
AC12;;VCCINT-5;;VCCINT
AC13;;GND-68;;GND
AC14;;VCCINT-36;;VCCINT
AC15;;GND-69;;GND
AC16;;VCCINT-14;;VCCINT
AC17;;GND-70;;GND
AC18;;VCCAUX_IO-9;;VCCAUX
AC19;;GND-71;;GND
AC20;;VCCO_47-6;;P1V8
AC21;;IO_L10N_T1U_N7_QBC_AD4N_47;;FMC1_LA23_N
AC22;;IO_L8P_T1L_N2_AD5P_47;;FMC1_LA24_P
AC23;;IO_L8N_T1L_N3_AD5N_47;;FMC1_LA24_N
AC24;;IO_L3N_T0L_N5_AD15N_47;;RXC13_N
AC25;;GND-72;;GND
AC26;;IO_L4P_T0U_N6_DBC_AD7P_47;;TXC12_P
AC27;;IO_L4N_T0U_N7_DBC_AD7N_47;;TXC12_N
AC28;;IO_L3P_T0L_N4_AD15P_48;;TXC15_P
AC29;;IO_T0U_N12_VRP_48;;VRP_48
AC30;;VCCO_48-1;;P1V8
AC31;;IO_L12P_T1U_N10_GC_48;;FMC1_GBTCLK0_M2C_P
AC32;;IO_L12N_T1U_N11_GC_48;;FMC1_GBTCLK0_M2C_N
AC33;;IO_L18P_T2U_N10_AD2P_48;;FMC1_LA07_P
AC34;;IO_L15P_T2L_N4_AD11P_48;;FMC1_LA06_P
AD1;;MGTHRXN2_225;;GTP13RX_N
AD2;;MGTHRXP2_225;;GTP13RX_P
AD3;;MGTAVTT_R-14;;MGTAVTT
AD4;;GND-73;;GND
AD5;;MGTREFCLK1N_224;;FCLKAC_N
AD6;;MGTREFCLK1P_224;;FCLKAC_P
AD7;;VBATT;;FPGA_VBATT
AD8;;IO_L17N_T2U_N9_AD10N_64;;RE_DE_RX_P19
AD9;;IO_L17P_T2U_N8_AD10P_64;;RE_DE_RX_P18
AD10;;IO_L16P_T2U_N6_QBC_AD3P_64;;RE_DE_RX_P20
AD11;;IO_L10P_T1U_N6_QBC_AD4P_64;;DIO5
AD12;;GND-74;;GND
AD13;;VREF_64;;Vref64
AD14;;IO_T3U_N12_45;;$3N13641
AD15;;IO_L24N_T3U_N11_45;;DDR3_64_A6
AD16;;IO_L24P_T3U_N10_45;;DDR3_64_A4
AD17;;VCCO_45-4;;P1V5
AD18;;IO_L19N_T3L_N1_DBC_AD9N_45;;DDR3_64_BA2
AD19;;IO_L19P_T3L_N0_DBC_AD9P_45;;DDR3_64_BA1
AD20;;IO_L3P_T0L_N4_AD15P_44;;DDR3_64_DQ5
AD21;;IO_L1P_T0L_N0_DBC_44;;DDR3_64_DM0
AD22;;GND-75;;GND
AD23;;VREF_44;;DDR3_64_VREF
AD24;;IO_T0U_N12_VRP_44;;VRP_44
AD25;;IO_L2P_T0L_N2_47;;TXC13_P
AD26;;IO_L2N_T0L_N3_47;;TXC13_N
AD27;;VCCO_48-7;;P1V8
AD28;;IO_L3N_T0L_N5_AD15N_48;;TXC15_N
AD29;;IO_L5P_T0U_N8_AD14P_48;;TXC14_P
AD30;;IO_L11P_T1U_N8_GC_48;;FMC1_LA08_P
AD31;;IO_L11N_T1U_N9_GC_48;;FMC1_LA08_N
AD32;;GND-76;;GND
AD33;;IO_L18N_T2U_N11_AD2N_48;;FMC1_LA07_N
AD34;;IO_L15N_T2L_N5_AD11N_48;;FMC1_LA06_N
AE1;;GND-77;;GND
AE2;;GND-78;;GND
AE3;;MGTHTXN2_225;;GTP13TXC_N
AE4;;MGTHTXP2_225;;GTP13TXC_P
AE5;;GND-79;;GND
AE6;;MGTAVCC_R-10;;MGTAVCC
AE7;;GND-80;;GND
AE8;;IO_L15P_T2L_N4_AD11P_64;;MLVDS_FSEN
AE9;;GND-81;;GND
AE10;;IO_L16N_T2U_N7_QBC_AD3N_64;;
AE11;;IO_L10N_T1U_N7_QBC_AD4N_64;;DIO6
AE12;;IO_L9P_T1L_N4_AD12P_64;;DIO7
AE13;;IO_L7P_T1L_N0_QBC_AD13P_64;;SFP2_LED2
AE14;;VCCO_45-3;;P1V5
AE15;;IO_L22N_T3U_N7_DBC_AD0N_45;;DDR3_64_CK_N
AE16;;IO_L22P_T3U_N6_DBC_AD0P_45;;DDR3_64_CK_P
AE17;;IO_L23P_T3U_N8_45;;DDR3_64_A0
AE18;;IO_L21P_T3L_N4_AD8P_45;;DDR3_64_A12
AE19;;GND-82;;GND
AE20;;IO_L3N_T0L_N5_AD15N_44;;DDR3_64_DQ7
AE21;;IO_L1N_T0L_N1_DBC_44;;$3N13456
AE22;;IO_L5P_T0U_N8_AD14P_44;;DDR3_64_DQ4
AE23;;IO_L5N_T0U_N9_AD14N_44;;DDR3_64_DQ0
AE24;;VCCO_44-6;;P1V5
AE25;;IO_L7P_T1L_N0_QBC_AD13P_44;;DDR3_64_DM1
AE26;;IO_L7N_T1L_N1_QBC_AD13N_44;;$3N13454
AE27;;IO_L1P_T0L_N0_DBC_48;;FMC1_DP0_M2C_P
AE28;;IO_L2P_T0L_N2_48;;FMC1_DP0_C2M_P
AE29;;GND-83;;GND
AE30;;IO_L5N_T0U_N9_AD14N_48;;TXC14_N
AE31;;IO_T1U_N12_48;;$5N7859
AE32;;IO_L9P_T1L_N4_AD12P_48;;FMC1_LA09_P
AE33;;IO_L10P_T1U_N6_QBC_AD4P_48;;FMC1_LA05_P
AE34;;VCCO_48-2;;P1V8
AF1;;MGTHRXN1_225;;GTP14RX_N
AF2;;MGTHRXP1_225;;GTP14RX_P
AF3;;GND-84;;GND
AF4;;GND-85;;GND
AF5;;MGTREFCLK0N_224;;CDR_CLK_CLEAN2_N
AF6;;MGTREFCLK0P_224;;CDR_CLK_CLEAN2_P
AF7;;GND-86;;GND
AF8;;IO_L15N_T2L_N5_AD11N_64;;
AF9;;IO_L14P_T2L_N2_GC_64;;CLK_50M
AF10;;IO_L13P_T2L_N0_GC_QBC_64;;AMC_MASTER_AUX_CLK_P
AF11;;VCCO_64-4;;P3V3
AF12;;IO_L9N_T1L_N5_AD12N_64;;DIO8
AF13;;IO_L7N_T1L_N1_QBC_AD13N_64;;SFP2_LOS
AF14;;IO_L20N_T3L_N3_AD1N_45;;DDR3_64_A8
AF15;;IO_L20P_T3L_N2_AD1P_45;;DDR3_64_A9
AF16;;GND-87;;GND
AF17;;IO_L23N_T3U_N9_45;;DDR3_64_BA0
AF18;;IO_L21N_T3L_N5_AD8N_45;;DDR3_64_CE0_N
AF19;;VREF_45;;DDR3_64_VREF
AF20;;IO_L2P_T0L_N2_44;;DDR3_64_DQ3
AF21;;VCCO_44-2;;P1V5
AF22;;IO_L6P_T0U_N10_AD6P_44;;DDR3_64_DQ2
AF23;;IO_L8P_T1L_N2_AD5P_44;;DDR3_64_DQ11
AF24;;IO_L8N_T1L_N3_AD5N_44;;DDR3_64_DQ13
AF25;;IO_T1U_N12_44;;
AF26;;GND-88;;GND
AF27;;IO_L1N_T0L_N1_DBC_48;;FMC1_DP0_M2C_N
AF28;;IO_L2N_T0L_N3_48;;FMC1_DP0_C2M_N
AF29;;IO_L4P_T0U_N6_DBC_AD7P_48;;RXC15_P
AF30;;IO_L6P_T0U_N10_AD6P_48;;RXC14_P
AF31;;VCCO_48-6;;P1V8
AF32;;IO_L9N_T1L_N5_AD12N_48;;FMC1_LA09_N
AF33;;IO_L8P_T1L_N2_AD5P_48;;FMC1_LA02_P
AF34;;IO_L10N_T1U_N7_QBC_AD4N_48;;FMC1_LA05_N
AG1;;GND-89;;GND
AG2;;MGTAVTT_R-13;;MGTAVTT
AG3;;MGTHTXN1_225;;GTP14TXC_N
AG4;;MGTHTXP1_225;;GTP14TXC_P
AG5;;GND-90;;GND
AG6;;MGTAVCC_R-14;;MGTAVCC
AG7;;GND-91;;GND
AG8;;VCCO_64-5;;P3V3
AG9;;IO_L14N_T2L_N3_GC_64;;SFP1_LED1
AG10;;IO_L13N_T2L_N1_GC_QBC_64;;AMC_MASTER_AUX_CLK_N
AG11;;IO_L12P_T1U_N10_GC_64;;DIO0
AG12;;IO_L11P_T1U_N8_GC_64;;DIO3
AG13;;GND-92;;GND
AG14;;IO_L18N_T2U_N11_AD2N_45;;DDR3_64_A14
AG15;;IO_L18P_T2U_N10_AD2P_45;;$3N13642
AG16;;IO_L15N_T2L_N5_AD11N_45;;DDR3_64_A2
AG17;;IO_L15P_T2L_N4_AD11P_45;;DDR3_64_A3
AG18;;VCCO_45-1;;P1V5
AG19;;IO_L17P_T2U_N8_AD10P_45;;DDR3_64_WE_N
AG20;;IO_L2N_T0L_N3_44;;DDR3_64_DQ1
AG21;;IO_L4P_T0U_N6_DBC_AD7P_44;;DDR3_64_DQS0_P
AG22;;IO_L6N_T0U_N11_AD6N_44;;DDR3_64_DQ6
AG23;;GND-93;;GND
AG24;;IO_L9P_T1L_N4_AD12P_44;;DDR3_64_DQ9
AG25;;IO_L9N_T1L_N5_AD12N_44;;DDR3_64_DQ15
AG26;;IO_T0U_N12_VRP_46;;VRP_46
AG27;;VREF_46;;DDR3_64_VREF
AG28;;VCCO_46-7;;P1V5
AG29;;IO_L4N_T0U_N7_DBC_AD7N_48;;RXC15_N
AG30;;IO_L6N_T0U_N11_AD6N_48;;RXC14_N
AG31;;IO_L7P_T1L_N0_QBC_AD13P_48;;FMC1_LA04_P
AG32;;IO_L7N_T1L_N1_QBC_AD13N_48;;FMC1_LA04_N
AG33;;GND-94;;GND
AG34;;IO_L8N_T1L_N3_AD5N_48;;FMC1_LA02_N
AH1;;MGTHRXN0_225;;GTP15RX_N
AH2;;MGTHRXP0_225;;GTP15RX_P
AH3;;MGTAVTT_R-12;;MGTAVTT
AH4;;GND-95;;GND
AH5;;MGTHTXN0_225;;GTP15TXC_N
AH6;;MGTHTXP0_225;;GTP15TXC_P
AH7;;GND-96;;GND
AH8;;IO_L18N_T2U_N11_AD2N_64;;RE_DE_RX_P17
AH9;;IO_L18P_T2U_N10_AD2P_64;;RE_DE_TX_P20
AH10;;GND-97;;GND
AH11;;IO_L12N_T1U_N11_GC_64;;DIO1
AH12;;IO_L11N_T1U_N9_GC_64;;DIO4
AH13;;IO_L8P_T1L_N2_AD5P_64;;DIO9
AH14;;IO_T2U_N12_45;;DDR3_64_A5
AH15;;VCCO_45-2;;P1V5
AH16;;IO_L14P_T2L_N2_GC_45;;RXC6_P
AH17;;IO_L13N_T2L_N1_GC_QBC_45;;TXC6_N
AH18;;IO_L13P_T2L_N0_GC_QBC_45;;TXC6_P
AH19;;IO_L17N_T2U_N9_AD10N_45;;DDR3_64_RAS_N
AH20;;GND-98;;GND
AH21;;IO_L4N_T0U_N7_DBC_AD7N_44;;DDR3_64_DQS0_N
AH22;;IO_L12P_T1U_N10_GC_44;;DDR3_64_DQ14
AH23;;IO_L12N_T1U_N11_GC_44;;DDR3_64_DQ12
AH24;;IO_L10P_T1U_N6_QBC_AD4P_44;;DDR3_64_DQS1_P
AH25;;VCCO_44-3;;P1V5
AH26;;IO_L1P_T0L_N0_DBC_46;;DDR3_64_DM4
AH27;;IO_L5P_T0U_N8_AD14P_46;;DDR3_64_DQ37
AH28;;IO_L5N_T0U_N9_AD14N_46;;DDR3_64_DQ32
AH29;;IO_T2U_N12_46;;$3N13496
AH30;;GND-99;;GND
AH31;;IO_L17P_T2U_N8_AD10P_46;;DDR3_64_DQ48
AH32;;IO_L17N_T2U_N9_AD10N_46;;DDR3_64_DQ49
AH33;;IO_L16P_T2U_N6_QBC_AD3P_46;;DDR3_64_DQS6_P
AH34;;IO_L18P_T2U_N10_AD2P_46;;DDR3_64_DQ54
AJ1;;GND-100;;GND
AJ2;;GND-101;;GND
AJ3;;MGTHRXN3_224;;RX5_N
AJ4;;MGTHRXP3_224;;RX5_P
AJ5;;GND-102;;GND
AJ6;;MGTAVCC_R-11;;MGTAVCC
AJ7;;GND-103;;GND
AJ8;;IO_L23N_T3U_N9_64;;IO_TX_P19
AJ9;;IO_L23P_T3U_N8_64;;IO_TX_P18
AJ10;;IO_T2U_N12_64;;SFP1_LED2
AJ11;;IO_T1U_N12_64;;DIO2
AJ12;;VCCO_64-3;;P3V3
AJ13;;IO_L8N_T1L_N3_AD5N_64;;SFP2_LED1
AJ14;;IO_L16N_T2U_N7_QBC_AD3N_45;;DDR3_64_RST_N
AJ15;;IO_L16P_T2U_N6_QBC_AD3P_45;;DDR3_64_A13
AJ16;;IO_L14N_T2L_N3_GC_45;;RXC6_N
AJ17;;GND-104;;GND
AJ18;;IO_L11P_T1U_N8_GC_45;;DDR3_64_ODT
AJ19;;IO_T1U_N12_45;;$3N13648
AJ20;;IO_L16P_T2U_N6_QBC_AD3P_44;;DDR3_64_DQS2_P
AJ21;;IO_L13P_T2L_N0_GC_QBC_44;;DDR3_64_DM2
AJ22;;VCCO_44-4;;P1V5
AJ23;;IO_L11P_T1U_N8_GC_44;;DDR3_64_DQ10
AJ24;;IO_L11N_T1U_N9_GC_44;;DDR3_64_DQ8
AJ25;;IO_L10N_T1U_N7_QBC_AD4N_44;;DDR3_64_DQS1_N
AJ26;;IO_L1N_T0L_N1_DBC_46;;$3N13469
AJ27;;GND-105;;GND
AJ28;;IO_L6P_T0U_N10_AD6P_46;;DDR3_64_DQ36
AJ29;;IO_L13P_T2L_N0_GC_QBC_46;;DDR3_64_DM6
AJ30;;IO_L15P_T2L_N4_AD11P_46;;DDR3_64_DQ53
AJ31;;IO_L15N_T2L_N5_AD11N_46;;DDR3_64_DQ52
AJ32;;VCCO_46-2;;P1V5
AJ33;;IO_L16N_T2U_N7_QBC_AD3N_46;;DDR3_64_DQS6_N
AJ34;;IO_L18N_T2U_N11_AD2N_46;;DDR3_64_DQ50
AK1;;MGTHRXN2_224;;RX4_N
AK2;;MGTHRXP2_224;;RX4_P
AK3;;GND-106;;GND
AK4;;GND-107;;GND
AK5;;MGTHTXN3_224;;TX5C_N
AK6;;MGTHTXP3_224;;TX5C_P
AK7;;GND-108;;GND
AK8;;IO_L24P_T3U_N10_64;;PRI_UART_TxD
AK9;;VCCO_64-6;;P3V3
AK10;;IO_L21P_T3L_N4_AD8P_64;;IO_RX_P18
AK11;;IO_T0U_N12_64;;SFP1_RATE_SELECT
AK12;;IO_L5P_T0U_N8_AD14P_64;;SFP2_MOD_DEF2
AK13;;IO_L6P_T0U_N10_AD6P_64;;SFP2_MOD_DEF0
AK14;;GND-109;;GND
AK15;;IO_L9P_T1L_N4_AD12P_45;;DDR3_64_A7
AK16;;IO_L12N_T1U_N11_GC_45;;SYSCLK_300_N
AK17;;IO_L12P_T1U_N10_GC_45;;SYSCLK_300_P
AK18;;IO_L11N_T1U_N9_GC_45;;DDR3_64_CAS_N
AK19;;VCCO_45-7;;P1V5
AK20;;IO_L16N_T2U_N7_QBC_AD3N_44;;DDR3_64_DQS2_N
AK21;;IO_L13N_T2L_N1_GC_QBC_44;;HW_ID3
AK22;;IO_L14P_T2L_N2_GC_44;;DDR3_64_DQ20
AK23;;IO_L14N_T2L_N3_GC_44;;DDR3_64_DQ19
AK24;;GND-110;;GND
AK25;;IO_T2U_N12_44;;HW_ID2
AK26;;IO_L3P_T0L_N4_AD15P_46;;DDR3_64_DQ33
AK27;;IO_L3N_T0L_N5_AD15N_46;;DDR3_64_DQ38
AK28;;IO_L6N_T0U_N11_AD6N_46;;DDR3_64_DQ34
AK29;;VCCO_46-3;;P1V5
AK30;;IO_L13N_T2L_N1_GC_QBC_46;;$3N13494
AK31;;IO_L14P_T2L_N2_GC_46;;DDR3_64_DQ51
AK32;;IO_L14N_T2L_N3_GC_46;;DDR3_64_DQ55
AK33;;IO_T3U_N12_46;;$3N13471
AK34;;GND-111;;GND
AL1;;GND-112;;GND
AL2;;MGTAVTT_R-11;;MGTAVTT
AL3;;MGTHTXN2_224;;TX4C_N
AL4;;MGTHTXP2_224;;TX4C_P
AL5;;GND-113;;GND
AL6;;MGTAVCC_R-12;;MGTAVCC
AL7;;GND-114;;GND
AL8;;IO_L24N_T3U_N11_64;;PRI_UART_RxD
AL9;;IO_L21N_T3L_N5_AD8N_64;;IO_RX_P19
AL10;;IO_L19P_T3L_N0_DBC_AD9P_64;;RE_DE_TX_P18
AL11;;GND-115;;GND
AL12;;IO_L5N_T0U_N9_AD14N_64;;SFP2_RATE_SELECT
AL13;;IO_L6N_T0U_N11_AD6N_64;;SFP2_MOD_DEF1
AL14;;IO_L7P_T1L_N0_QBC_AD13P_45;;RXC7_P
AL15;;IO_L9N_T1L_N5_AD12N_45;;DDR3_64_A11
AL16;;VCCO_45-5;;P1V5
AL17;;IO_L10N_T1U_N7_QBC_AD4N_45;;DDR3_64_A1
AL18;;IO_L10P_T1U_N6_QBC_AD4P_45;;DDR3_64_A10
AL19;;IO_L8P_T1L_N2_AD5P_45;;DDR3_64_CKE
AL20;;IO_L15P_T2L_N4_AD11P_44;;DDR3_64_DQ22
AL21;;GND-116;;GND
AL22;;IO_L17P_T2U_N8_AD10P_44;;DDR3_64_DQ16
AL23;;IO_L17N_T2U_N9_AD10N_44;;DDR3_64_DQ23
AL24;;IO_L18P_T2U_N10_AD2P_44;;DDR3_64_DQ21
AL25;;IO_L18N_T2U_N11_AD2N_44;;DDR3_64_DQ17
AL26;;VCCO_46-1;;P1V5
AL27;;IO_L4P_T0U_N6_DBC_AD7P_46;;DDR3_64_DQS4_P
AL28;;IO_L4N_T0U_N7_DBC_AD7N_46;;DDR3_64_DQS4_N
AL29;;IO_L11P_T1U_N8_GC_46;;DDR3_64_DQ44
AL30;;IO_L12P_T1U_N10_GC_46;;DDR3_64_DQ40
AL31;;GND-117;;GND
AL32;;IO_L19P_T3L_N0_DBC_AD9P_46;;DDR3_64_DM7
AL33;;IO_L19N_T3L_N1_DBC_AD9N_46;;$3N13499
AL34;;IO_L24P_T3U_N10_46;;DDR3_64_DQ62
AM1;;MGTHRXN1_224;;SFP2RX_N
AM2;;MGTHRXP1_224;;SFP2RX_P
AM3;;MGTAVTT_R-10;;MGTAVTT
AM4;;GND-118;;GND
AM5;;MGTHTXN1_224;;SFP2TX_N
AM6;;MGTHTXP1_224;;SFP2TX_P
AM7;;GND-119;;GND
AM8;;GND-120;;GND
AM9;;IO_T3U_N12_64;;IO_TX_P17
AM10;;IO_L19N_T3L_N1_DBC_AD9N_64;;RE_DE_TX_P19
AM11;;IO_L3P_T0L_N4_AD15P_64;;SFP1_LOS
AM12;;IO_L4P_T0U_N6_DBC_AD7P_64;;SFP2_TX_DISABLE
AM13;;VCCO_64-2;;P3V3
AM14;;IO_L7N_T1L_N1_QBC_AD13N_45;;RXC7_N
AM15;;IO_L5N_T0U_N9_AD14N_45;;RXC10_N
AM16;;IO_L5P_T0U_N8_AD14P_45;;RXC10_P
AM17;;IO_L3P_T0L_N4_AD15P_45;;RXC11_P
AM18;;GND-121;;GND
AM19;;IO_L8N_T1L_N3_AD5N_45;;$3N13645
AM20;;IO_L15N_T2L_N5_AD11N_44;;DDR3_64_DQ18
AM21;;IO_L19P_T3L_N0_DBC_AD9P_44;;DDR3_64_DM3
AM22;;IO_L20P_T3L_N2_AD1P_44;;DDR3_64_DQ31
AM23;;VCCO_44-1;;P1V5
AM24;;IO_L21P_T3L_N4_AD8P_44;;DDR3_64_DQ24
AM25;;IO_T3U_N12_44;;HW_ID0
AM26;;IO_L2P_T0L_N2_46;;DDR3_64_DQ39
AM27;;IO_L2N_T0L_N3_46;;DDR3_64_DQ35
AM28;;GND-122;;GND
AM29;;IO_L11N_T1U_N9_GC_46;;DDR3_64_DQ46
AM30;;IO_L12N_T1U_N11_GC_46;;DDR3_64_DQ42
AM31;;IO_T1U_N12_46;;$3N13492
AM32;;IO_L23P_T3U_N8_46;;DDR3_64_DQ60
AM33;;VCCO_46-4;;P1V5
AM34;;IO_L24N_T3U_N11_46;;DDR3_64_DQ58
AN1;;GND-123;;GND
AN2;;GND-124;;GND
AN3;;MGTHTXN0_224;;SFP1TX_N
AN4;;MGTHTXP0_224;;SFP1TX_P
AN5;;GND-125;;GND
AN6;;MGTAVCC_R-13;;MGTAVCC
AN7;;GND-126;;GND
AN8;;IO_L22P_T3U_N6_DBC_AD0P_64;;IO_TX_P20
AN9;;IO_L20P_T3L_N2_AD1P_64;;IO_RX_P20
AN10;;VCCO_64-1;;P3V3
AN11;;IO_L3N_T0L_N5_AD15N_64;;SFP1_MOD_DEF0
AN12;;IO_L4N_T0U_N7_DBC_AD7N_64;;SFP2_TX_FAULT
AN13;;IO_L2P_T0L_N2_64;;SFP1_MOD_DEF1
AN14;;IO_L1P_T0L_N0_DBC_45;;$3N13646
AN15;;GND-127;;GND
AN16;;IO_L3N_T0L_N5_AD15N_45;;RXC11_N
AN17;;IO_L4N_T0U_N7_DBC_AD7N_45;;TXC10_N
AN18;;IO_L4P_T0U_N6_DBC_AD7P_45;;TXC10_P
AN19;;IO_L2P_T0L_N2_45;;TXC11_P
AN20;;VCCO_44-5;;P1V5
AN21;;IO_L19N_T3L_N1_DBC_AD9N_44;;HW_ID1
AN22;;IO_L20N_T3L_N3_AD1N_44;;DDR3_64_DQ29
AN23;;IO_L24P_T3U_N10_44;;DDR3_64_DQ25
AN24;;IO_L21N_T3L_N5_AD8N_44;;DDR3_64_DQ26
AN25;;GND-128;;GND
AN26;;IO_L7P_T1L_N0_QBC_AD13P_46;;DDR3_64_DM5
AN27;;IO_L9P_T1L_N4_AD12P_46;;DDR3_64_DQ47
AN28;;IO_L9N_T1L_N5_AD12N_46;;DDR3_64_DQ43
AN29;;IO_L10P_T1U_N6_QBC_AD4P_46;;DDR3_64_DQS5_P
AN30;;VCCO_46-6;;P1V5
AN31;;IO_L21P_T3L_N4_AD8P_46;;DDR3_64_DQ61
AN32;;IO_L23N_T3U_N9_46;;DDR3_64_DQ63
AN33;;IO_L20P_T3L_N2_AD1P_46;;DDR3_64_DQ56
AN34;;IO_L22P_T3U_N6_DBC_AD0P_46;;DDR3_64_DQS7_P
AP1;;MGTHRXN0_224;;SFP1RX_N
AP2;;MGTHRXP0_224;;SFP1RX_P
AP3;;GND-129;;GND
AP4;;GND-130;;GND
AP5;;MGTRREF_R;;MGTREF
AP6;;MGTAVTTRCAL_R;;MGTAVTT
AP7;;GND-131;;GND
AP8;;IO_L22N_T3U_N7_DBC_AD0N_64;;IO_RX_P17
AP9;;IO_L20N_T3L_N3_AD1N_64;;RE_DE_TX_P17
AP10;;IO_L1N_T0L_N1_DBC_64;;SFP1_TX_FAULT
AP11;;IO_L1P_T0L_N0_DBC_64;;SFP1_TX_DISABLE
AP12;;GND-132;;GND
AP13;;IO_L2N_T0L_N3_64;;SFP1_MOD_DEF2
AP14;;IO_L1N_T0L_N1_DBC_45;;$3N13647
AP15;;IO_L6N_T0U_N11_AD6N_45;;TXC7_N
AP16;;IO_L6P_T0U_N10_AD6P_45;;TXC7_P
AP17;;VCCO_45-6;;P1V5
AP18;;IO_L2N_T0L_N3_45;;TXC11_N
AP19;;IO_T0U_N12_VRP_45;;VRP_45
AP20;;IO_L22P_T3U_N6_DBC_AD0P_44;;DDR3_64_DQS3_P
AP21;;IO_L22N_T3U_N7_DBC_AD0N_44;;DDR3_64_DQS3_N
AP22;;GND-133;;GND
AP23;;IO_L24N_T3U_N11_44;;DDR3_64_DQ27
AP24;;IO_L23P_T3U_N8_44;;DDR3_64_DQ30
AP25;;IO_L23N_T3U_N9_44;;DDR3_64_DQ28
AP26;;IO_L7N_T1L_N1_QBC_AD13N_46;;$3N13489
AP27;;VCCO_46-5;;P1V5
AP28;;IO_L8P_T1L_N2_AD5P_46;;DDR3_64_DQ45
AP29;;IO_L8N_T1L_N3_AD5N_46;;DDR3_64_DQ41
AP30;;IO_L10N_T1U_N7_QBC_AD4N_46;;DDR3_64_DQS5_N
AP31;;IO_L21N_T3L_N5_AD8N_46;;DDR3_64_DQ59
AP32;;GND-134;;GND
AP33;;IO_L20N_T3L_N3_AD1N_46;;DDR3_64_DQ57
AP34;;IO_L22N_T3U_N7_DBC_AD0N_46;;DDR3_64_DQS7_N
B1;;MGTHRXN2_228;;GTP1RX_N
B2;;MGTHRXP2_228;;GTP1RX_P
B3;;GND-11;;GND
B4;;GND-12;;GND
B5;;MGTHTXN3_228;;GTP0TXC_N
B6;;MGTHTXP3_228;;GTP0TXC_P
B7;;GND-13;;GND
B8;;GND-14;;GND
B9;;IO_L2P_T0L_N2_66;;RTM_FPGA_GTP_Tx0_P
B10;;IO_L4P_T0U_N6_DBC_AD7P_66;;FPGA_DAC_SYSREF_P
B11;;IO_L21N_T3L_N5_AD8N_66;;FPGA_ADC_SYSREF_N
B12;;IO_L20N_T3L_N3_AD1N_66;;RTM_FPGA_LVDS2_N
B13;;VCCO_66-2;;P1V8
B14;;IO_L1P_T0L_N0_DBC_68;;$7N8954
B15;;IO_L3P_T0L_N4_AD15P_68;;$7N8938
B16;;IO_L5N_T0U_N9_AD14N_68;;$7N8941
B17;;IO_L5P_T0U_N8_AD14P_68;;$7N8929
B18;;GND-15;;GND
B19;;IO_L4N_T0U_N7_DBC_AD7N_68;;$7N8939
B20;;IO_L17P_T2U_N8_AD10P_67;;DDR3_32_DQ16
B21;;IO_L15P_T2L_N4_AD11P_67;;DDR3_32_DQ22
B22;;IO_L15N_T2L_N5_AD11N_67;;DDR3_32_DQ18
B23;;VCCO_67-1;;P1V5
B24;;IO_L10P_T1U_N6_QBC_AD4P_67;;DDR3_32_DQS1_P
B25;;IO_L8P_T1L_N2_AD5P_67;;DDR3_32_DQ11
B26;;IO_L9N_T1L_N5_AD12N_67;;DDR3_32_DQ15
B27;;IO_L2N_T0L_N3_67;;DDR3_32_DQ1
B28;;GND-16;;GND
B29;;IO_L4P_T0U_N6_DBC_AD7P_67;;DDR3_32_DQS0_P
B30;;GND-17;;GND
B31;;NC-23;;$12N4202
B32;;NC-26;;$12N4219
B33;;GND-18;;GND
B34;;GND-19;;GND
C1;;GND-20;;GND
C2;;MGTAVTT_R-16;;MGTAVTT
C3;;MGTHTXN2_228;;GTP1TXC_N
C4;;MGTHTXP2_228;;GTP1TXC_P
C5;;GND-21;;GND
C6;;MGTAVCC_R-1;;MGTAVCC
C7;;GND-22;;GND
C8;;IO_L3N_T0L_N5_AD15N_66;;RTM_FPGA_GTP_Tx1_N
C9;;IO_L5N_T0U_N9_AD14N_66;;RTM_FPGA_GTP_RxC0_N
C10;;VCCO_66-1;;P1V8
C11;;IO_L21P_T3L_N4_AD8P_66;;FPGA_ADC_SYSREF_P
C12;;IO_L20P_T3L_N2_AD1P_66;;RTM_FPGA_LVDS2_P
C13;;IO_L24N_T3U_N11_66;;REC_CLOCK_N
C14;;IO_L7N_T1L_N1_QBC_AD13N_68;;$7N8923
C15;;GND-23;;GND
C16;;IO_T1U_N12_68;;$7N8994
C17;;IO_L6N_T0U_N11_AD6N_68;;$7N8927
C18;;IO_L6P_T0U_N10_AD6P_68;;$7N8925
C19;;IO_L4P_T0U_N6_DBC_AD7P_68;;$7N8940
C20;;VCCO_67-6;;P1V5
C21;;IO_L16P_T2U_N6_QBC_AD3P_67;;DDR3_32_DQS2_P
C22;;IO_L16N_T2U_N7_QBC_AD3N_67;;DDR3_32_DQS2_N
C23;;IO_L13N_T2L_N1_GC_QBC_67;;$7N8976
C24;;IO_L12N_T1U_N11_GC_67;;DDR3_32_DQ12
C25;;GND-24;;GND
C26;;IO_L9P_T1L_N4_AD12P_67;;DDR3_32_DQ9
C27;;IO_L2P_T0L_N2_67;;DDR3_32_DQ3
C28;;IO_L5N_T0U_N9_AD14N_67;;DDR3_32_DQ0
C29;;IO_T0U_N12_VRP_67;;VRP_67
C30;;GND-25;;GND
C31;;GND-26;;GND
C32;;MGTAVTT_L-4;;GND
C33;;NC-24;;$12N4204
C34;;NC-25;;$12N4206
D1;;MGTHRXN1_228;;GTP2RX_N
D2;;MGTHRXP1_228;;GTP2RX_P
D3;;MGTAVTT_R-9;;MGTAVTT
D4;;GND-27;;GND
D5;;MGTHTXN1_228;;GTP2TXC_N
D6;;MGTHTXP1_228;;GTP2TXC_P
D7;;GND-28;;GND
D8;;IO_L3P_T0L_N4_AD15P_66;;RTM_FPGA_GTP_Tx1_P
D9;;IO_L5P_T0U_N8_AD14P_66;;RTM_FPGA_GTP_RxC0_P
D10;;IO_L6N_T0U_N11_AD6N_66;;ADC2_SYNC_N
D11;;IO_L19N_T3L_N1_DBC_AD9N_66;;
D12;;GND-29;;GND
D13;;IO_L24P_T3U_N10_66;;REC_CLOCK_P
D14;;IO_L7P_T1L_N0_QBC_AD13P_68;;DDR3_32_A9
D15;;IO_L8N_T1L_N3_AD5N_68;;DDR3_32_A1
D16;;IO_L11N_T1U_N9_GC_68;;DDR3_32_WE_N
D17;;VCCO_68-5;;P1V5
D18;;IO_L10N_T1U_N7_QBC_AD4N_68;;DDR3_32_A10
D19;;IO_L10P_T1U_N6_QBC_AD4P_68;;$7N9272
D20;;IO_L18P_T2U_N10_AD2P_67;;DDR3_32_DQ21
D21;;IO_L18N_T2U_N11_AD2N_67;;DDR3_32_DQ17
D22;;GND-30;;GND
D23;;IO_L13P_T2L_N0_GC_QBC_67;;DDR3_32_DM2
D24;;IO_L12P_T1U_N10_GC_67;;DDR3_32_DQ14
D25;;IO_L11N_T1U_N9_GC_67;;DDR3_32_DQ8
D26;;IO_L7N_T1L_N1_QBC_AD13N_67;;$7N8972
D27;;VCCO_67-4;;P1V5
D28;;IO_L5P_T0U_N8_AD14P_67;;DDR3_32_DQ4
D29;;IO_L3N_T0L_N5_AD15N_67;;DDR3_32_DQ7
D30;;GND-31;;GND
D31;;NC-29;;$12N4216
D32;;NC-32;;$12N4241
D33;;MGTAVTT_L-2;;GND
D34;;GND-32;;GND
E1;;GND-33;;GND
E2;;GND-34;;GND
E3;;MGTHRXN0_228;;GTP3RX_N
E4;;MGTHRXP0_228;;GTP3RX_P
E5;;GND-35;;GND
E6;;MGTAVCC_R-2;;MGTAVCC
E7;;GND-36;;GND
E8;;IO_L1N_T0L_N1_DBC_66;;RTM_FPGA_GTP_RxC1_N
E9;;GND-37;;GND
E10;;IO_L6P_T0U_N10_AD6P_66;;ADC2_SYNC_P
E11;;IO_L19P_T3L_N0_DBC_AD9P_66;;
E12;;IO_T3U_N12_66;;$8N5303
E13;;IO_L22N_T3U_N7_DBC_AD0N_66;;
E14;;VCCO_68-4;;P1V5
E15;;IO_L8P_T1L_N2_AD5P_68;;DDR3_32_A0
E16;;IO_L11P_T1U_N8_GC_68;;DDR3_32_CAS_N
E17;;IO_L12N_T1U_N11_GC_68;;$7N8962
E18;;IO_L12P_T1U_N10_GC_68;;DDR3_32_RAS_N
E19;;GND-38;;GND
E20;;IO_L20P_T3L_N2_AD1P_67;;DDR3_32_DQ31
E21;;IO_L20N_T3L_N3_AD1N_67;;DDR3_32_DQ29
E22;;IO_L14P_T2L_N2_GC_67;;DDR3_32_DQ20
E23;;IO_L14N_T2L_N3_GC_67;;DDR3_32_DQ19
E24;;VCCO_67-5;;P1V5
E25;;IO_L11P_T1U_N8_GC_67;;DDR3_32_DQ10
E26;;IO_L7P_T1L_N0_QBC_AD13P_67;;DDR3_32_DM1
E27;;IO_L1N_T0L_N1_DBC_67;;$7N8970
E28;;IO_L3P_T0L_N4_AD15P_67;;DDR3_32_DQ5
E29;;GND-39;;GND
E30;;GND-40;;GND
E31;;MGTAVCC_L-6;;GND
E32;;GND-41;;GND
E33;;NC-30;;$12N4243
E34;;NC-31;;$12N4242
F1;;MGTHRXN3_227;;GTP4RX_N
F2;;MGTHRXP3_227;;GTP4RX_P
F3;;GND-42;;GND
F4;;GND-43;;GND
F5;;MGTHTXN0_228;;GTP3TXC_N
F6;;MGTHTXP0_228;;GTP3TXC_P
F7;;GND-44;;GND
F8;;IO_L1P_T0L_N0_DBC_66;;RTM_FPGA_GTP_RxC1_P
F9;;IO_L11N_T1U_N9_GC_66;;ADC1_SYNC_N
F10;;IO_L12N_T1U_N11_GC_66;;
F11;;VCCO_66-3;;P1V8
F12;;IO_T2U_N12_66;;$8N5300
F13;;IO_L22P_T3U_N6_DBC_AD0P_66;;
F14;;IO_L9N_T1L_N5_AD12N_68;;DDR3_32_RST_N
F15;;IO_L9P_T1L_N4_AD12P_68;;$7N8956
F16;;GND-45;;GND
F17;;IO_L14N_T2L_N3_GC_68;;SYSCLK1_300_N
F18;;IO_L14P_T2L_N2_GC_68;;SYSCLK1_300_P
F19;;IO_L16N_T2U_N7_QBC_AD3N_68;;DDR3_32_ODT
F20;;IO_L22N_T3U_N7_DBC_AD0N_67;;DDR3_32_DQS3_N
F21;;VCCO_67-3;;P1V5
F22;;IO_L23N_T3U_N9_67;;DDR3_32_DQ28
F23;;IO_L21P_T3L_N4_AD8P_67;;DDR3_32_DQ24
F24;;IO_L21N_T3L_N5_AD8N_67;;DDR3_32_DQ26
F25;;IO_L19N_T3L_N1_DBC_AD9N_67;;$7N8980
F26;;GND-46;;GND
F27;;IO_L1P_T0L_N0_DBC_67;;DDR3_32_DM0
F28;;GND-47;;GND
F29;;GND-48;;GND
F30;;MGTAVCC_L-1;;GND
F31;;NC-34;;$12N4239
F32;;NC-35;;$12N4238
F33;;GND-49;;GND
F34;;GND-50;;GND
G1;;GND-51;;GND
G2;;MGTAVTT_R-8;;MGTAVTT
G3;;MGTHTXN3_227;;GTP4TXC_N
G4;;MGTHTXP3_227;;GTP4TXC_P
G5;;GND-52;;GND
G6;;MGTAVCC_R-3;;MGTAVCC
G7;;GND-53;;GND
G8;;VCCO_66-6;;P1V8
G9;;IO_L11P_T1U_N8_GC_66;;ADC1_SYNC_P
G10;;IO_L12P_T1U_N10_GC_66;;
G11;;IO_L13N_T2L_N1_GC_QBC_66;;SYNCOUT11_N
G12;;IO_L14N_T2L_N3_GC_66;;CDR_CLK_CLEAN1_N
G13;;GND-54;;GND
G14;;IO_L15N_T2L_N5_AD11N_68;;DDR3_32_A13
G15;;IO_L15P_T2L_N4_AD11P_68;;DDR3_32_A11
G16;;IO_L13N_T2L_N1_GC_QBC_68;;DDR3_32_BA2
G17;;IO_L13P_T2L_N0_GC_QBC_68;;$7N8958
G18;;VCCO_68-3;;P1V5
G19;;IO_L16P_T2U_N6_QBC_AD3P_68;;DDR3_32_CS_N
G20;;IO_L22P_T3U_N6_DBC_AD0P_67;;DDR3_32_DQS3_P
G21;;IO_L24N_T3U_N11_67;;DDR3_32_DQ27
G22;;IO_L23P_T3U_N8_67;;DDR3_32_DQ30
G23;;GND-55;;GND
G24;;IO_L19P_T3L_N0_DBC_AD9P_67;;DDR3_32_DM3
G25;;IO_L2P_T0L_N2_FOE_B_65;;$6N9203
G26;;IO_L2N_T0L_N3_FWE_FCS2_B_65;;$6N9199
G27;;IO_L1N_T0L_N1_DBC_RS1_65;;USR_UART_N
G28;;GND-56;;GND
G29;;NC-33;;$12N4240
G30;;NC-36;;$12N4237
G31;;GND-57;;GND
G32;;MGTAVTT_L-1;;GND
G33;;NC-40;;$12N4253
G34;;NC-41;;$12N4252
H1;;MGTHRXN2_227;;GTP5RX_N
H2;;MGTHRXP2_227;;GTP5RX_P
H3;;MGTAVTT_R-7;;MGTAVTT
H4;;GND-58;;GND
H5;;MGTREFCLK1N_228;;$9N11690
H6;;MGTREFCLK1P_228;;$9N11689
H7;;GND-59;;GND
H8;;IO_L9N_T1L_N5_AD12N_66;;RTM_FPGA_USR_IO_N
H9;;IO_L8N_T1L_N3_AD5N_66;;SYNCOUT20_N
H10;;GND-60;;GND
H11;;IO_L13P_T2L_N0_GC_QBC_66;;SYNCOUT11_P
H12;;IO_L14P_T2L_N2_GC_66;;CDR_CLK_CLEAN1_P
H13;;IO_L18N_T2U_N11_AD2N_66;;RXC8_N
H14;;IO_T2U_N12_68;;$7N8960
H15;;VCCO_68-2;;P1V5
H16;;IO_L17N_T2U_N9_AD10N_68;;DDR3_32_A4
H17;;IO_L17P_T2U_N8_AD10P_68;;DDR3_32_BA1
H18;;IO_L18N_T2U_N11_AD2N_68;;DDR3_32_CKE
H19;;IO_L18P_T2U_N10_AD2P_68;;$7N8966
H20;;GND-61;;GND
H21;;IO_L24P_T3U_N10_67;;DDR3_32_DQ25
H22;;IO_T3U_N12_67;;$7N8982
H23;;IO_T0U_N12_A28_65;;FPGA_RESETn
H24;;IO_L6N_T0U_N11_AD6N_A21_65;;MMC_SCK1
H25;;VCCO_65-7;;P3V3
H26;;IO_L5N_T0U_N9_AD14N_A23_65;;MMC_MISO1
H27;;IO_L1P_T0L_N0_DBC_RS0_65;;USR_UART_P
H28;;GND-62;;GND
H29;;MGTAVCC_L-2;;GND
H30;;GND-63;;GND
H31;;NC-39;;$12N4254
H32;;NC-42;;$12N4257
H33;;MGTAVTT_L-8;;GND
H34;;GND-64;;GND
J1;;GND-65;;GND
J2;;GND-66;;GND
J3;;MGTHTXN2_227;;GTP5TXC_N
J4;;MGTHTXP2_227;;GTP5TXC_P
J5;;GND-67;;GND
J6;;MGTAVCC_R-4;;MGTAVCC
J7;;GND-68;;GND
J8;;IO_L9P_T1L_N4_AD12P_66;;RTM_FPGA_USR_IO_P
J9;;IO_L8P_T1L_N2_AD5P_66;;SYNCOUT20_P
J10;;IO_L10N_T1U_N7_QBC_AD4N_66;;SYNCOUT21_N
J11;;IO_L15N_T2L_N5_AD11N_66;;TXC9_P
J12;;VCCO_66-4;;P1V8
J13;;IO_L18P_T2U_N10_AD2P_66;;RXC8_P
J14;;IO_L19N_T3L_N1_DBC_AD9N_68;;$7N8965
J15;;IO_L19P_T3L_N0_DBC_AD9P_68;;DDR3_32_A7
J16;;IO_L23N_T3U_N9_68;;DDR3_32_A2
J17;;GND-69;;GND
J18;;IO_L22N_T3U_N7_DBC_AD0N_68;;DDR3_32_CK_N
J19;;IO_L22P_T3U_N6_DBC_AD0P_68;;DDR3_32_CK_P
J20;;VREF_67;;DDR32_VREF
J21;;VREF_65;;Vref65
J22;;VCCO_65-2;;P3V3
J23;;IO_L6P_T0U_N10_AD6P_A20_65;;FPGA_STATUS
J24;;IO_L4P_T0U_N6_DBC_AD7P_A24_65;;MMC_MOSI1
J25;;IO_L4N_T0U_N7_DBC_AD7N_A25_65;;$6N9201
J26;;IO_L5P_T0U_N8_AD14P_A22_65;;MMC_SSEL1
J27;;GND-70;;GND
J28;;GND-71;;GND
J29;;NC-27;;$12N4218
J30;;NC-28;;$12N4217
J31;;MGTAVCC_L-3;;GND
J32;;GND-72;;GND
J33;;NC-2;;$12N4301
J34;;NC-3;;$12N4302
K1;;MGTHRXN1_227;;GTP6RX_N
K2;;MGTHRXP1_227;;GTP6RX_P
K3;;GND-73;;GND
K4;;GND-74;;GND
K5;;MGTREFCLK0N_228;;REFCLK224_C_N
K6;;MGTREFCLK0P_228;;REFCLK224_C_P
K7;;M0_0;;FPGA_M0
K8;;IO_L7N_T1L_N1_QBC_AD13N_66;;SYNCOUT10_N
K9;;VCCO_66-5;;P1V8
K10;;IO_L10P_T1U_N6_QBC_AD4P_66;;SYNCOUT21_P
K11;;IO_L15P_T2L_N4_AD11P_66;;TXC9_N
K12;;IO_L17N_T2U_N9_AD10N_66;;TXC8_N
K13;;IO_L16N_T2U_N7_QBC_AD3N_66;;RXC9_N
K14;;GND-75;;GND
K15;;IO_L21N_T3L_N5_AD8N_68;;DDR3_32_A8
K16;;IO_L23P_T3U_N8_68;;DDR3_32_A6
K17;;IO_L20N_T3L_N3_AD1N_68;;DDR3_32_A5
K18;;IO_L20P_T3L_N2_AD1P_68;;DDR3_32_A3
K19;;VCCO_68-1;;P1V5
K20;;IO_L24P_T3U_N10_EMCCLK_65;;RGMII2_TXD0
K21;;IO_L24N_T3U_N11_DOUT_CSO_B_65;;FPGA_CFG_DOUT
K22;;IO_T3U_N12_PERSTN0_65;;RGMII2_TXD1
K23;;IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65;;SMA_IO1
K24;;GND-76;;GND
K25;;IO_L9N_T1L_N5_AD12N_A15_D31_65;;SMA_IO1_DIR
K26;;IO_L3P_T0L_N4_AD15P_A26_65;;$6N9202
K27;;IO_L3N_T0L_N5_AD15N_A27_65;;$6N9200
K28;;GND-77;;GND
K29;;MGTVCCAUX_L-1;;GND
K30;;GND-78;;GND
K31;;NC-1;;$12N4300
K32;;NC-4;;$12N4303
K33;;MGTAVTT_L-5;;GND
K34;;GND-79;;GND
L1;;GND-80;;GND
L2;;MGTAVTT_R-6;;MGTAVTT
L3;;MGTHTXN1_227;;GTP6TXC_N
L4;;MGTHTXP1_227;;GTP6TXC_P
L5;;GND-81;;GND
L6;;MGTAVCC_R-5;;MGTAVCC
L7;;M1_0;;FPGA_M1
L8;;IO_L7P_T1L_N0_QBC_AD13P_66;;SYNCOUT10_P
L9;;IO_T1U_N12_66;;$8N5301
L10;;VREF_66;;DDR32_VREF
L11;;GND-82;;GND
L12;;IO_L17P_T2U_N8_AD10P_66;;TXC8_P
L13;;IO_L16P_T2U_N6_QBC_AD3P_66;;RXC9_P
L14;;VREF_68;;Vref68
L15;;IO_L21P_T3L_N4_AD8P_68;;DDR3_32_A14
L16;;VCCO_68-7;;P1V5
L17;;IO_T3U_N12_68;;$7N8968
L18;;IO_L24N_T3U_N11_68;;DDR3_32_A12
L19;;IO_L24P_T3U_N10_68;;DDR3_32_BA0
L20;;IO_L22N_T3U_N7_DBC_AD0N_D05_65;;QSPI1_IO1
L21;;GND-83;;GND
L22;;IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65;;SI5324_INT_ALM
L23;;IO_L8P_T1L_N2_AD5P_A16_65;;SMA_IO2_DIR
L24;;IO_L8N_T1L_N3_AD5N_A17_65;;SI5324_RST
L25;;IO_L9P_T1L_N4_AD12P_A14_D30_65;;SMA_IO2
L26;;VCCO_65-3;;P3V3
L27;;IO_L7N_T1L_N1_QBC_AD13N_A19_65;;AUX_UART_RxD
L28;;GND-84;;GND
L29;;NC-37;;$12N4236
L30;;NC-38;;$12N4255
L31;;GND-85;;GND
L32;;MGTAVTT_L-6;;GND
L33;;NC-8;;$12N4307
L34;;NC-9;;$12N4308
M1;;MGTHRXN0_227;;GTP7RX_N
M2;;MGTHRXP0_227;;GTP7RX_P
M3;;MGTAVTT_R-5;;MGTAVTT
M4;;GND-86;;GND
M5;;MGTREFCLK1N_227;;CLK_RFU_N
M6;;MGTREFCLK1P_227;;CLK_RFU_P
M7;;M2_0;;FPGA_M2
M8;;GND-87;;GND
M9;;VCCINT-17;;VCCINT
M10;;GND-88;;GND
M11;;VCCINT-18;;VCCINT
M12;;GND-89;;GND
M13;;VCCINT-15;;VCCINT
M14;;GND-90;;GND
M15;;VCCINT-19;;VCCINT
M16;;GND-91;;GND
M17;;VCCINT_IO-2;;VCCINT
M18;;GND-92;;GND
M19;;VCCAUX_IO-1;;VCCAUX
M20;;IO_L22P_T3U_N6_DBC_AD0P_D04_65;;QSPI1_IO0
M21;;IO_L23N_T3U_N9_I2C_SDA_65;;FPGA_I2C_SDA
M22;;IO_L19N_T3L_N1_DBC_AD9N_D11_65;;RGMII2_TX_CLK
M23;;VCCO_65-4;;P3V3
M24;;IO_L12N_T1U_N11_GC_A09_D25_65;;TCKC_C_N
M25;;IO_L11P_T1U_N8_GC_A10_D26_65;;TCKC_D_P
M26;;IO_L11N_T1U_N9_GC_A11_D27_65;;TCKC_D_N
M27;;IO_L7P_T1L_N0_QBC_AD13P_A18_65;;AUX_UART_TxD
M28;;GND-93;;GND
M29;;MGTVCCAUX_L-2;;GND
M30;;GND-94;;GND
M31;;NC-7;;$12N4306
M32;;NC-10;;$12N4309
M33;;GND-95;;GND
M34;;GND-96;;GND
N1;;GND-97;;GND
N2;;GND-98;;GND
N3;;MGTHTXN0_227;;GTP7TXC_N
N4;;MGTHTXP0_227;;GTP7TXC_P
N5;;GND-99;;GND
N6;;MGTAVCC_R-6;;MGTAVCC
N7;;DONE_0;;FPGA_DONE
N8;;VCCINT-38;;VCCINT
N9;;GND-100;;GND
N10;;VCCINT-12;;VCCINT
N11;;GND-101;;GND
N12;;VCCINT-20;;VCCINT
N13;;GND-102;;GND
N14;;VCCINT-10;;VCCINT
N15;;GND-103;;GND
N16;;VCCINT-39;;VCCINT
N17;;GND-104;;GND
N18;;VCCAUX_IO-4;;VCCAUX
N19;;GND-105;;GND
N20;;VCCO_65-5;;P3V3
N21;;IO_L23P_T3U_N8_I2C_SCLK_65;;FPGA_I2C_SCL
N22;;IO_L19P_T3L_N0_DBC_AD9P_D10_65;;RGMII2_TX_CTL
N23;;IO_T1U_N12_PERSTN1_65;;
N24;;IO_L12P_T1U_N10_GC_A08_D24_65;;TCKC_C_P
N25;;GND-106;;GND
N26;;IO_L13N_T2L_N1_GC_QBC_A07_D23_65;;TCKC_B_N
N27;;IO_T2U_N12_CSI_ADV_B_65;;
N28;;GND-107;;GND
N29;;NC-5;;$12N4304
N30;;NC-6;;$12N4305
N31;;MGTAVCC_L-4;;GND
N32;;GND-108;;GND
N33;;NC-14;;$12N4313
N34;;NC-15;;$12N4314
P1;;MGTHRXN3_226;;GTP8RX_N
P2;;MGTHRXP3_226;;GTP8RX_P
P3;;GND-109;;GND
P4;;GND-110;;GND
P5;;MGTREFCLK0N_227;;GTP_CLK2_IN_N
P6;;MGTREFCLK0P_227;;GTP_CLK2_IN_P
P7;;POR_OVERRIDE;;POR_override
P8;;GND-48;;GND
P9;;VCCINT-21;;VCCINT
P10;;GND-111;;GND
P11;;VCCINT-9;;VCCINT
P12;;GND-112;;GND
P13;;VCCINT-22;;VCCINT
P14;;GND-113;;GND
P15;;VCCINT-23;;VCCINT
P16;;GND-114;;GND
P17;;VCCINT_IO-3;;VCCINT
P18;;GND-115;;GND
P19;;VCCAUX_IO-3;;VCCAUX
P20;;IO_L20P_T3L_N2_AD1P_D08_65;;RGMII2_TXD2
P21;;IO_L20N_T3L_N3_AD1N_D09_65;;RGMII2_TXD3
P22;;GND-116;;GND
P23;;IO_L18N_T2U_N11_AD2N_D13_65;;RGMII2_RXD1
P24;;IO_L14P_T2L_N2_GC_A04_D20_65;;TCKC_A_P
P25;;IO_L14N_T2L_N3_GC_A05_D21_65;;TCKC_A_N
P26;;IO_L13P_T2L_N0_GC_QBC_A06_D22_65;;TCKC_B_P
P27;;VCCO_65-1;;P3V3
P28;;GND-117;;GND
P29;;MGTAVCC_L-5;;GND
P30;;GND-118;;GND
P31;;NC-13;;$12N4312
P32;;NC-16;;$12N4315
P33;;MGTAVTT_L-7;;GND
P34;;GND-119;;GND
R1;;GND-120;;GND
R2;;MGTAVTT_R-1;;MGTAVTT
R3;;MGTHTXN3_226;;GTP8TXC_N
R4;;MGTHTXP3_226;;GTP8TXC_P
R5;;GND-121;;GND
R6;;MGTVCCAUX_R-2;;MGTVCCAUX
R7;;PUDC_B_0;;PUDC
R8;;VCCINT-16;;VCCINT
R9;;GND-122;;GND
R10;;VCCINT-13;;VCCINT
R11;;GND-123;;GND
R12;;VCCINT-24;;VCCINT
R13;;GND-124;;GND
R14;;VCCINT-11;;VCCINT
R15;;GND-125;;GND
R16;;VCCINT-43;;VCCINT
R17;;GND-126;;GND
R18;;VCCINT_IO-1;;VCCINT
R19;;GND-127;;GND
R20;;VCCAUX_IO-2;;VCCAUX
R21;;IO_L21P_T3L_N4_AD8P_D06_65;;QSPI1_IO2
R22;;IO_L21N_T3L_N5_AD8N_D07_65;;QSPI1_IO3
R23;;IO_L18P_T2U_N10_AD2P_D12_65;;RGMII2_RXD0
R24;;VCCO_65-6;;P3V3
R25;;IO_L17P_T2U_N8_AD10P_D14_65;;RGMII2_RXD2
R26;;IO_L17N_T2U_N9_AD10N_D15_65;;RGMII2_RXD3
R27;;IO_L15N_T2L_N5_AD11N_A03_D19_65;;RGMII2_MDIO
R28;;GND-128;;GND
R29;;NC-17;;$12N4316
R30;;NC-18;;$12N4317
R31;;GND-129;;GND
R32;;MGTAVTT_L-3;;GND
R33;;NC-20;;$12N4319
R34;;NC-21;;$12N4320
T1;;MGTHRXN2_226;;GTP9RX_N
T2;;MGTHRXP2_226;;GTP9RX_P
T3;;MGTAVTT_R-2;;MGTAVTT
T4;;GND-130;;GND
T5;;MGTREFCLK1N_226;;$9N11440
T6;;MGTREFCLK1P_226;;$9N11439
T7;;PROGRAM_B_0;;FPGA_PROG_B
T8;;GND-131;;GND
T9;;VCCINT-25;;VCCINT
T10;;GND-132;;GND
T11;;VCCINT-6;;VCCINT
T12;;GND-133;;GND
T13;;VCCINT-26;;VCCINT
T14;;GND-134;;GND
T15;;VCCINT-1;;VCCINT
T16;;GND-135;;GND
T17;;VCCINT-37;;VCCINT
T18;;GND-136;;GND
T19;;VCCAUX_IO-6;;VCCAUX
T20;;GND-1;;GND
T21;;VCCO_47-4;;P1V8
T22;;IO_L17P_T2U_N8_AD10P_47;;FMC1_LA20_P
T23;;IO_L17N_T2U_N9_AD10N_47;;FMC1_LA20_N
T24;;IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65;;RGMII2_RX_CTL
T25;;IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65;;RGMII2_RX_CLK
T26;;GND-2;;GND
T27;;IO_L15P_T2L_N4_AD11P_A02_D18_65;;RGMII2_MDC
T28;;GND-3;;GND
T29;;GND-4;;GND
T30;;GND-5;;GND
T31;;NC-19;;$12N4318
T32;;NC-22;;$12N4200
T33;;GND-6;;GND
T34;;GND-7;;GND
U1;;GND-8;;GND
U2;;GND-9;;GND
U3;;MGTHTXN2_226;;GTP9TXC_N
U4;;MGTHTXP2_226;;GTP9TXC_P
U5;;GND-10;;GND
U6;;MGTAVCC_R-7;;MGTAVCC
U7;;RDWR_FCS_B_0;;QSPI0_CS_B
U8;;VCCAUX-3;;VCCAUX
U9;;TDO_0;;FPGA_TDO
U10;;VCCINT-27;;VCCINT
U11;;GNDADC;;GND
U12;;VCCADC;;ADC_VCC
U13;;GND-12;;GND
U14;;VCCINT-2;;VCCINT
U15;;GND-13;;GND
U16;;VCCINT-40;;VCCINT
U17;;GND-14;;GND
U18;;VCCINT_IO-4;;VCCINT
U19;;GND-15;;GND
U20;;VCCAUX_IO-5;;VCCAUX
U21;;IO_L15P_T2L_N4_AD11P_47;;FMC1_LA22_P
U22;;IO_L15N_T2L_N5_AD11N_47;;FMC1_LA22_N
U23;;GND-16;;GND
U24;;IO_L20P_T3L_N2_AD1P_47;;FMC1_LA32_P
U25;;IO_L20N_T3L_N3_AD1N_47;;FMC1_LA32_N
U26;;IO_L22P_T3U_N6_DBC_AD0P_47;;FMC1_LA30_P
U27;;IO_L22N_T3U_N7_DBC_AD0N_47;;FMC1_LA30_N
U28;;VCCO_47-1;;P1V8
U29;;IO_T3U_N12_47;;$5N7822
U30;;GND-17;;GND
U31;;GND-18;;GND
U32;;GND-19;;GND
U33;;GND-20;;GND
U34;;IO_L23P_T3U_N8_48;;FMC1_LA14_P
V1;;MGTHRXN1_226;;GTP10RX_N
V2;;MGTHRXP1_226;;GTP10RX_P
V3;;GND-21;;GND
V4;;GND-22;;GND
V5;;MGTREFCLK0N_226;;GTP_CLK1_IN_N
V6;;MGTREFCLK0P_226;;GTP_CLK1_IN_P
V7;;INIT_B_0;;FPGA_INIT_B
V8;;GND-66;;GND
V9;;TDI_0;;FPGA_TDI
V10;;GND-23;;GND
V11;;VREFN;;GND
V12;;VP;;SYSMON_VP_R
V13;;VCCINT-28;;VCCINT
V14;;GND-24;;GND
V15;;VCCINT-3;;VCCINT
V16;;GND-25;;GND
V17;;VCCBRAM-3;;VCCBRAM
V18;;GND-26;;GND
V19;;VCCAUX_IO-11;;VCCAUX
V20;;GND-27;;GND
V21;;IO_L18P_T2U_N10_AD2P_47;;FMC1_LA21_P
V22;;IO_L16P_T2U_N6_QBC_AD3P_47;;FMC1_LA19_P
V23;;IO_L16N_T2U_N7_QBC_AD3N_47;;FMC1_LA19_N
V24;;VREF_47;;FMC1_VREF_A_M2C
V25;;VCCO_47-2;;P1V8
V26;;IO_L24P_T3U_N10_47;;FMC1_LA28_P
V27;;IO_L19P_T3L_N0_DBC_AD9P_47;;FMC1_LA33_P
V28;;IO_L19N_T3L_N1_DBC_AD9N_47;;FMC1_LA33_N
V29;;IO_L23P_T3U_N8_47;;FMC1_LA29_P
V30;;GND-28;;GND
V31;;IO_L24P_T3U_N10_48;;FMC1_LA12_P
V32;;IO_T3U_N12_48;;$5N9203
V33;;IO_L21P_T3L_N4_AD8P_48;;FMC1_LA03_P
V34;;IO_L23N_T3U_N9_48;;FMC1_LA14_N
W1;;GND-29;;GND
W2;;MGTAVTT_R-3;;MGTAVTT
W3;;MGTHTXN1_226;;GTP10TXC_N
W4;;MGTHTXP1_226;;GTP10TXC_P
W5;;GND-30;;GND
W6;;MGTAVCC_R-8;;MGTAVCC
W7;;CFGBVS_0;;P3V3
W8;;VCCAUX-4;;VCCAUX
W9;;TMS_0;;FPGA_TMS
W10;;VCCINT-29;;VCCINT
W11;;VN;;SYSMON_VN_R
W12;;VREFP;;Vrefp
W13;;GND-32;;GND
W14;;VCCINT-30;;VCCINT
W15;;GND-33;;GND
W16;;VCCINT-41;;VCCINT
W17;;GND-34;;GND
W18;;VCCINT_IO-5;;VCCINT
W19;;GND-35;;GND
W20;;VCCAUX_IO-7;;VCCAUX
W21;;IO_L18N_T2U_N11_AD2N_47;;FMC1_LA21_N
W22;;VCCO_47-7;;P1V8
W23;;IO_L13P_T2L_N0_GC_QBC_47;;FMC1_LA17_CC_P
W24;;IO_L13N_T2L_N1_GC_QBC_47;;FMC1_LA17_CC_N
W25;;IO_L14P_T2L_N2_GC_47;;FMC1_LA18_CC_P
W26;;IO_L24N_T3U_N11_47;;FMC1_LA28_N
W27;;GND-36;;GND
W28;;IO_L21P_T3L_N4_AD8P_47;;FMC1_LA31_P
W29;;IO_L23N_T3U_N9_47;;FMC1_LA29_N
W30;;IO_L20P_T3L_N2_AD1P_48;;FMC1_LA16_P
W31;;IO_L24N_T3U_N11_48;;FMC1_LA12_N
W32;;VCCO_48-3;;P1V8
W33;;IO_L19P_T3L_N0_DBC_AD9P_48;;FMC1_LA13_P
W34;;IO_L21N_T3L_N5_AD8N_48;;FMC1_LA03_N
Y1;;MGTHRXN0_226;;GTP11RX_N
Y2;;MGTHRXP0_226;;GTP11RX_P
Y3;;MGTAVTT_R-4;;MGTAVTT
Y4;;GND-37;;GND
Y5;;MGTREFCLK1N_225;;$9N11516
Y6;;MGTREFCLK1P_225;;$9N11515
Y7;;D03_0;;QSPI0_IO3
Y8;;GND-11;;GND
Y9;;VCCO_0-1;;P3V3
Y10;;GND-38;;GND
Y11;;DXN;;DXN
Y12;;DXP;;DXP
Y13;;VCCINT-8;;VCCINT
Y14;;GND-39;;GND
Y15;;VCCINT-31;;VCCINT
Y16;;GND-40;;GND
Y17;;VCCBRAM-1;;VCCBRAM
Y18;;GND-41;;GND
Y19;;VCCAUX_IO-10;;VCCAUX
Y20;;GND-42;;GND
Y21;;IO_T2U_N12_47;;$5N7846
Y22;;IO_T1U_N12_47;;$5N7844
Y23;;IO_L11P_T1U_N8_GC_47;;FMC1_CLK1_M2C_P
Y24;;GND-43;;GND
Y25;;IO_L14N_T2L_N3_GC_47;;FMC1_LA18_CC_N
Y26;;IO_L1P_T0L_N0_DBC_47;;$5N7848
Y27;;IO_L1N_T0L_N1_DBC_47;;$5N7850
Y28;;IO_L21N_T3L_N5_AD8N_47;;FMC1_LA31_N
Y29;;VCCO_48-4;;P1V8
Y30;;IO_L20N_T3L_N3_AD1N_48;;FMC1_LA16_N
Y31;;IO_L22P_T3U_N6_DBC_AD0P_48;;FMC1_LA15_P
Y32;;IO_L22N_T3U_N7_DBC_AD0N_48;;FMC1_LA15_N
Y33;;IO_L19N_T3L_N1_DBC_AD9N_48;;FMC1_LA13_N
Y34;;GND-44;;GND
