Search.setIndex({docnames:["index","module","nesting","nesting2","parameter","port"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":3,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":2,"sphinx.domains.rst":2,"sphinx.domains.std":1,sphinx:56},filenames:["index.rst","module.rst","nesting.rst","nesting2.rst","parameter.rst","port.rst"],objects:{"$root":{"\\esc{aped[]tok()en ":[5,0,1,"verilog-port-esc-aped-tok-en"],"\\q~ ":[5,0,1,"verilog-port-q-1"],"\\reset* ":[5,0,1,"verilog-port-reset-1"],"cl$k":[5,0,1,"verilog-port-cl-k"],"in":[5,0,1,"verilog-port-in"],A1EN:[5,0,1,"verilog-port-a1en"],B1EN:[5,0,1,"verilog-port-b1en"],CARRYCASCOUT:[5,0,1,"verilog-port-carrycascout"],CARRYOUT:[5,0,1,"verilog-port-carryout"],CIN:[5,0,1,"verilog-port-cin"],CO:[5,0,1,"verilog-port-co"],DDRCASB:[5,0,1,"verilog-port-ddrcasb"],D_OUT_0:[5,0,1,"verilog-port-d-out-0"],Data0:[5,0,1,"verilog-port-data0"],Data10:[5,0,1,"verilog-port-data10"],Data11:[5,0,1,"verilog-port-data11"],Data12:[5,0,1,"verilog-port-data12"],Data13:[5,0,1,"verilog-port-data13"],Data14:[5,0,1,"verilog-port-data14"],Data15:[5,0,1,"verilog-port-data15"],Data16:[5,0,1,"verilog-port-data16"],Data17:[5,0,1,"verilog-port-data17"],Data18:[5,0,1,"verilog-port-data18"],Data19:[5,0,1,"verilog-port-data19"],Data1:[5,0,1,"verilog-port-data1"],Data20:[5,0,1,"verilog-port-data20"],Data21:[5,0,1,"verilog-port-data21"],Data22:[5,0,1,"verilog-port-data22"],Data23:[5,0,1,"verilog-port-data23"],Data24:[5,0,1,"verilog-port-data24"],Data25:[5,0,1,"verilog-port-data25"],Data26:[5,0,1,"verilog-port-data26"],Data27:[5,0,1,"verilog-port-data27"],Data28:[5,0,1,"verilog-port-data28"],Data29:[5,0,1,"verilog-port-data29"],Data2:[5,0,1,"verilog-port-data2"],Data30:[5,0,1,"verilog-port-data30"],Data31:[5,0,1,"verilog-port-data31"],Data32:[5,0,1,"verilog-port-data32"],Data33:[5,0,1,"verilog-port-data33"],Data34:[5,0,1,"verilog-port-data34"],Data35:[5,0,1,"verilog-port-data35"],Data36:[5,0,1,"verilog-port-data36"],Data37:[5,0,1,"verilog-port-data37"],Data38:[5,0,1,"verilog-port-data38"],Data39:[5,0,1,"verilog-port-data39"],Data3:[5,0,1,"verilog-port-data3"],Data40:[5,0,1,"verilog-port-data40"],Data41:[5,0,1,"verilog-port-data41"],Data42:[5,0,1,"verilog-port-data42"],Data43:[5,0,1,"verilog-port-data43"],Data44:[5,0,1,"verilog-port-data44"],Data45:[5,0,1,"verilog-port-data45"],Data46:[5,0,1,"verilog-port-data46"],Data47:[5,0,1,"verilog-port-data47"],Data48:[5,0,1,"verilog-port-data48"],Data49:[5,0,1,"verilog-port-data49"],Data4:[5,0,1,"verilog-port-data4"],Data50:[5,0,1,"verilog-port-data50"],Data51:[5,0,1,"verilog-port-data51"],Data52:[5,0,1,"verilog-port-data52"],Data53:[5,0,1,"verilog-port-data53"],Data54:[5,0,1,"verilog-port-data54"],Data55:[5,0,1,"verilog-port-data55"],Data56:[5,0,1,"verilog-port-data56"],Data57:[5,0,1,"verilog-port-data57"],Data58:[5,0,1,"verilog-port-data58"],Data59:[5,0,1,"verilog-port-data59"],Data5:[5,0,1,"verilog-port-data5"],Data60:[5,0,1,"verilog-port-data60"],Data61:[5,0,1,"verilog-port-data61"],Data62:[5,0,1,"verilog-port-data62"],Data63:[5,0,1,"verilog-port-data63"],Data6:[5,0,1,"verilog-port-data6"],Data7:[5,0,1,"verilog-port-data7"],Data8:[5,0,1,"verilog-port-data8"],Data9:[5,0,1,"verilog-port-data9"],DataOut_i:[5,0,1,"verilog-port-dataout-i"],I1:[5,0,1,"verilog-port-i1"],I:[5,0,1,"verilog-port-i"],InOtherFile:[3,1,1,"verilog-module-inotherfile"],NestTest2:[2,0,1,"verilog-port-nesttest2"],NestTest:[2,0,1,"verilog-port-nesttest-1"],O:[5,0,1,"verilog-port-o"],OPMODE:[5,0,1,"verilog-port-opmode"],PACKAGE_PIN:[5,0,1,"verilog-port-package-pin"],POUT:[5,0,1,"verilog-port-pout"],Q0:[5,0,1,"verilog-port-q0"],Q1:[5,0,1,"verilog-port-q1"],Q2:[5,0,1,"verilog-port-q2"],Q3:[5,0,1,"verilog-port-q3"],REF_accum_out:[5,0,1,"verilog-port-ref-accum-out"],RES:[5,0,1,"verilog-port-res"],S0:[5,0,1,"verilog-port-s0"],S1:[5,0,1,"verilog-port-s1"],S2:[5,0,1,"verilog-port-s2"],S3:[5,0,1,"verilog-port-s3"],S:[5,0,1,"verilog-port-s"],Top1:[2,1,1,"verilog-module-top1"],Top2:[2,1,1,"verilog-module-top2"],Top3:[2,1,1,"verilog-module-top3"],UUT_ACCUMCO:[5,0,1,"verilog-port-uut-accumco"],UUT_CO:[5,0,1,"verilog-port-uut-co"],UUT_SIGNEXTOUT:[5,0,1,"verilog-port-uut-signextout"],X:[5,0,1,"verilog-port-x"],Y:[5,0,1,"verilog-port-y-1"],a1:[5,0,1,"verilog-port-a1"],a2:[5,0,1,"verilog-port-a2"],a3:[5,0,1,"verilog-port-a3"],a:[2,1,1,"verilog-module-a"],accum_out:[5,0,1,"verilog-port-accum-out"],b1:[5,0,1,"verilog-port-b1"],b2:[5,0,1,"verilog-port-b2"],b:[5,0,1,"verilog-port-b"],binary_out:[5,0,1,"verilog-port-binary-out"],borrow_out:[5,0,1,"verilog-port-borrow-out"],c1:[5,0,1,"verilog-port-c1"],cam_enable:[5,0,1,"verilog-port-cam-enable"],carry_out:[5,0,1,"verilog-port-carry-out"],ci:[5,0,1,"verilog-port-ci"],clk:[5,0,1,"verilog-port-clk"],clk_out:[5,0,1,"verilog-port-clk-out"],clock:[5,0,1,"verilog-port-clock"],complex_ports:[1,1,1,"verilog-module-complex-ports"],configupdate:[5,0,1,"verilog-port-configupdate"],count:[5,0,1,"verilog-port-count"],cout:[5,0,1,"verilog-port-cout"],d:[0,1,1,"verilog-module-d"],data:[5,0,1,"verilog-port-data"],data_in:[5,0,1,"verilog-port-data-in"],data_out_ack:[5,0,1,"verilog-port-data-out-ack"],dataa:[5,0,1,"verilog-port-dataa"],datab:[5,0,1,"verilog-port-datab"],datac:[5,0,1,"verilog-port-datac"],datad:[5,0,1,"verilog-port-datad"],dataout:[5,0,1,"verilog-port-dataout"],decoder_out:[5,0,1,"verilog-port-decoder-out"],din_0:[5,0,1,"verilog-port-din-0"],din_1:[5,0,1,"verilog-port-din-1"],enable:[5,0,1,"verilog-port-enable"],fbmimicbidir:[5,0,1,"verilog-port-fbmimicbidir"],fs_ce:[5,0,1,"verilog-port-fs-ce"],gnt_0:[5,0,1,"verilog-port-gnt-0"],inp_b:[5,0,1,"verilog-port-inp-b"],kld:[5,0,1,"verilog-port-kld"],m_eth_payload_axis_tready:[5,0,1,"verilog-port-m-eth-payload-axis-tready"],mixed_direction:[1,1,1,"verilog-module-mixed-direction"],nesttest0:[2,0,1,"verilog-port-nesttest0"],nesttest:[2,0,1,"verilog-port-nesttest"],other_name_04:[5,0,1,"verilog-port-other-name-04"],other_name_05:[5,0,1,"verilog-port-other-name-05"],other_name_06:[5,0,1,"verilog-port-other-name-06"],other_name_07:[5,0,1,"verilog-port-other-name-07"],other_name_08:[5,0,1,"verilog-port-other-name-08"],other_name_15:[5,0,1,"verilog-port-other-name-15"],other_name_16:[5,0,1,"verilog-port-other-name-16"],other_name_17:[5,0,1,"verilog-port-other-name-17"],other_name_18:[5,0,1,"verilog-port-other-name-18"],other_name_19:[5,0,1,"verilog-port-other-name-19"],other_name_26:[5,0,1,"verilog-port-other-name-26"],other_name_27:[5,0,1,"verilog-port-other-name-27"],other_name_28:[5,0,1,"verilog-port-other-name-28"],other_name_29:[5,0,1,"verilog-port-other-name-29"],other_name_30:[5,0,1,"verilog-port-other-name-30"],other_name_37:[5,0,1,"verilog-port-other-name-37"],other_name_38:[5,0,1,"verilog-port-other-name-38"],other_name_39:[5,0,1,"verilog-port-other-name-39"],other_name_40:[5,0,1,"verilog-port-other-name-40"],other_name_41:[5,0,1,"verilog-port-other-name-41"],other_name_48:[5,0,1,"verilog-port-other-name-48"],other_name_49:[5,0,1,"verilog-port-other-name-49"],other_name_50:[5,0,1,"verilog-port-other-name-50"],other_name_51:[5,0,1,"verilog-port-other-name-51"],other_name_52:[5,0,1,"verilog-port-other-name-52"],other_name_59:[5,0,1,"verilog-port-other-name-59"],other_name_60:[5,0,1,"verilog-port-other-name-60"],other_name_61:[5,0,1,"verilog-port-other-name-61"],other_name_62:[5,0,1,"verilog-port-other-name-62"],other_name_63:[5,0,1,"verilog-port-other-name-63"],out:[5,0,1,"verilog-port-out"],param_name_01:[4,2,1,"verilog-parameter-param-name-01"],param_name_02:[4,2,1,"verilog-parameter-param-name-02"],param_name_03:[4,2,1,"verilog-parameter-param-name-03"],param_name_04:[4,2,1,"verilog-parameter-param-name-04"],param_name_05:[4,2,1,"verilog-parameter-param-name-05"],param_name_05_b:[4,2,1,"verilog-parameter-param-name-05-b"],param_name_06:[4,2,1,"verilog-parameter-param-name-06"],parity_out:[5,0,1,"verilog-port-parity-out"],pmp_req_err_o:[5,0,1,"verilog-port-pmp-req-err-o"],port_name_01:[5,0,1,"verilog-port-port-name-01"],port_name_02:[5,0,1,"verilog-port-port-name-02"],port_name_03:[5,0,1,"verilog-port-port-name-03"],port_name_04:[5,0,1,"verilog-port-port-name-04"],port_name_05:[5,0,1,"verilog-port-port-name-05"],port_name_06:[5,0,1,"verilog-port-port-name-06"],port_name_07:[5,0,1,"verilog-port-port-name-07"],port_name_08:[5,0,1,"verilog-port-port-name-08"],port_name_12:[5,0,1,"verilog-port-port-name-12"],port_name_13:[5,0,1,"verilog-port-port-name-13"],port_name_14:[5,0,1,"verilog-port-port-name-14"],port_name_15:[5,0,1,"verilog-port-port-name-15"],port_name_16:[5,0,1,"verilog-port-port-name-16"],port_name_17:[5,0,1,"verilog-port-port-name-17"],port_name_18:[5,0,1,"verilog-port-port-name-18"],port_name_19:[5,0,1,"verilog-port-port-name-19"],port_name_23:[5,0,1,"verilog-port-port-name-23"],port_name_24:[5,0,1,"verilog-port-port-name-24"],port_name_25:[5,0,1,"verilog-port-port-name-25"],port_name_26:[5,0,1,"verilog-port-port-name-26"],port_name_27:[5,0,1,"verilog-port-port-name-27"],port_name_28:[5,0,1,"verilog-port-port-name-28"],port_name_29:[5,0,1,"verilog-port-port-name-29"],port_name_30:[5,0,1,"verilog-port-port-name-30"],port_name_34:[5,0,1,"verilog-port-port-name-34"],port_name_35:[5,0,1,"verilog-port-port-name-35"],port_name_36:[5,0,1,"verilog-port-port-name-36"],port_name_37:[5,0,1,"verilog-port-port-name-37"],port_name_38:[5,0,1,"verilog-port-port-name-38"],port_name_39:[5,0,1,"verilog-port-port-name-39"],port_name_40:[5,0,1,"verilog-port-port-name-40"],port_name_41:[5,0,1,"verilog-port-port-name-41"],port_name_45:[5,0,1,"verilog-port-port-name-45"],port_name_46:[5,0,1,"verilog-port-port-name-46"],port_name_47:[5,0,1,"verilog-port-port-name-47"],port_name_48:[5,0,1,"verilog-port-port-name-48"],port_name_49:[5,0,1,"verilog-port-port-name-49"],port_name_50:[5,0,1,"verilog-port-port-name-50"],port_name_51:[5,0,1,"verilog-port-port-name-51"],port_name_52:[5,0,1,"verilog-port-port-name-52"],port_name_56:[5,0,1,"verilog-port-port-name-56"],port_name_57:[5,0,1,"verilog-port-port-name-57"],port_name_58:[5,0,1,"verilog-port-port-name-58"],port_name_59:[5,0,1,"verilog-port-port-name-59"],port_name_60:[5,0,1,"verilog-port-port-name-60"],port_name_61:[5,0,1,"verilog-port-port-name-61"],port_name_62:[5,0,1,"verilog-port-port-name-62"],port_name_63:[5,0,1,"verilog-port-port-name-63"],q:[5,0,1,"verilog-port-q"],q_b:[5,0,1,"verilog-port-q-b"],rdata_a_o:[5,0,1,"verilog-port-rdata-a-o"],renamed_concat:[1,1,1,"verilog-module-renamed-concat"],req_0:[5,0,1,"verilog-port-req-0"],req_1:[5,0,1,"verilog-port-req-1"],req_3:[5,0,1,"verilog-port-req-3"],reset:[5,0,1,"verilog-port-reset"],rx_data:[5,0,1,"verilog-port-rx-data"],rx_empty:[5,0,1,"verilog-port-rx-empty"],same_input:[1,1,1,"verilog-module-same-input"],same_port:[1,1,1,"verilog-module-same-port"],sbox_decrypt_o:[5,0,1,"verilog-port-sbox-decrypt-o"],sel:[5,0,1,"verilog-port-sel"],split_ports:[1,1,1,"verilog-module-split-ports"],state:[5,0,1,"verilog-port-state"],sum:[5,0,1,"verilog-port-sum"],test1:[1,1,1,"verilog-module-test1"],test2:[1,1,1,"verilog-module-test2"],tx_data:[5,0,1,"verilog-port-tx-data"],w:[5,0,1,"verilog-port-w"],wdata_a_i:[5,0,1,"verilog-port-wdata-a-i"],wfi_insn_o:[5,0,1,"verilog-port-wfi-insn-o"],wire4:[5,0,1,"verilog-port-wire4"],wrclk:[5,0,1,"verilog-port-wrclk"],x:[5,0,1,"verilog-port-x-1"],y:[5,0,1,"verilog-port-y"],z:[5,0,1,"verilog-port-z"],zero1:[5,0,1,"verilog-port-zero1"],zero2:[5,0,1,"verilog-port-zero2"]},"$root.InOtherFile":{p:[3,0,1,"verilog-port-inotherfile-p"]},"$root.Top1":{"\\35(4p3|) ":[2,1,1,"verilog-module-top1-35-4p3"],Nested1:[2,1,1,"verilog-module-top1-nested1"],a:[2,0,1,"verilog-port-top1-a"],b:[2,0,1,"verilog-port-top1-b"],c:[2,0,1,"verilog-module-top1"]},"$root.Top1.Nested1":{InPortsContent1:[2,1,1,"verilog-module-top1-nested1-inportscontent1"],a:[2,0,1,"verilog-port-top1-nested1-a"],b:[2,0,1,"verilog-module-top1-nested1"]},"$root.Top1.Nested1.InPortsContent1":{a:[2,0,1,"verilog-module-top1-nested1-inportscontent1"]},"$root.Top1.\\35(4p3|) ":{z:[2,0,1,"verilog-module-top1-35-4p3"]},"$root.Top2":{a:[2,0,1,"verilog-port-top2-a"],b:[2,0,1,"verilog-module-top2"]},"$root.Top3":{unique_port_name_in_nest_test:[2,0,1,"verilog-module-top3"],x:[2,0,1,"verilog-module-top3"],y:[2,0,1,"verilog-port-top3-y"]},"$root.a":{p:[2,0,1,"verilog-module-a"]},"$root.complex_ports":{c:[1,0,1,"verilog-module-complex-ports"],d:[1,0,1,"verilog-module-complex-ports"],f:[1,0,1,"verilog-module-complex-ports"]},"$root.d":{clock:[0,0,1,"verilog-port-d-clock"],cos_z0:[0,0,1,"verilog-port-d-cos-z0"],done:[0,0,1,"verilog-port-d-done"],reset:[0,0,1,"verilog-port-d-reset"],sin_z0:[0,0,1,"verilog-port-d-sin-z0"],start:[0,0,1,"verilog-port-d-start"],z0:[0,0,1,"verilog-port-d-z0"]},"$root.mixed_direction":{a:[1,0,1,"verilog-module-mixed-direction"],e:[1,0,1,"verilog-module-mixed-direction"]},"$root.renamed_concat":{b:[1,0,1,"verilog-module-renamed-concat"],c:[1,0,1,"verilog-module-renamed-concat"],f:[1,0,1,"verilog-module-renamed-concat"],h:[1,0,1,"verilog-module-renamed-concat"]},"$root.same_input":{a:[1,0,1,"verilog-module-same-input"]},"$root.same_port":{i:[1,0,1,"verilog-module-same-port"]},"$root.split_ports":{a:[1,0,1,"verilog-module-split-ports"]},"$root.test1":{a:[1,0,1,"verilog-module-test1"],b:[1,0,1,"verilog-module-test1"],c:[1,0,1,"verilog-module-test1"],d:[1,0,1,"verilog-module-test1"],e:[1,0,1,"verilog-module-test1"],f:[1,0,1,"verilog-module-test1"],g:[1,0,1,"verilog-module-test1"],h:[1,0,1,"verilog-module-test1"]},"$root.test2":{a:[1,0,1,"verilog-module-test2"],b:[1,0,1,"verilog-module-test2"],c:[1,0,1,"verilog-module-test2"],d:[1,0,1,"verilog-module-test2"],e:[1,0,1,"verilog-module-test2"],f:[1,0,1,"verilog-module-test2"],g:[1,0,1,"verilog-module-test2"],h:[1,0,1,"verilog-module-test2"]}},objnames:{"0":["verilog","port","port"],"1":["verilog","module","module"],"2":["verilog","parameter","parameter"]},objtypes:{"0":"verilog:port","1":"verilog:module","2":"verilog:parameter"},terms:{"4p3":2,"byte":4,"const":5,"float":0,"public":[],RES:5,The:[0,2],a1en:5,accum_out:5,adipisc:[2,3],after:0,alia:2,aliquam:[2,3],amet:[2,3],angl:0,anoth:2,ansi:[],aped:5,attr:[1,5],attribute_inst:[],avail:2,b1en:5,b_width:5,becaus:[],binary_out:5,bit:0,blob:[],borrow_out:5,both:[],cam_en:5,can:[],cannot:[],carry_out:5,carrycascout:5,carryout:5,cin:5,clk:5,clk_out:5,clock:[0,5],com:[],commodo:[2,3],compar:2,complet:0,complex_port:1,comput:0,condimentum:[2,3],configupd:5,connect:[],consectetur:[2,3],consequat:[2,3],constant_select:[],contain:[],content:2,correspond:0,cos_z0:0,cosin:0,count:5,cout:5,creat:2,cross:0,d_out_0:5,data0:5,data10:5,data11:5,data12:5,data13:5,data14:5,data15:5,data16:5,data17:5,data18:5,data19:5,data1:5,data20:5,data21:5,data22:5,data23:5,data24:5,data25:5,data26:5,data27:5,data28:5,data29:5,data2:5,data30:5,data31:5,data32:5,data33:5,data34:5,data35:5,data36:5,data37:5,data38:5,data39:5,data3:5,data40:5,data41:5,data42:5,data43:5,data44:5,data45:5,data46:5,data47:5,data48:5,data49:5,data4:5,data50:5,data51:5,data52:5,data53:5,data54:5,data55:5,data56:5,data57:5,data58:5,data59:5,data5:5,data60:5,data61:5,data62:5,data63:5,data6:5,data7:5,data8:5,data9:5,data:5,data_in:5,data_out_ack:5,data_width:5,dataa:5,datab:5,datac:5,datad:5,dataout:5,dataout_i:5,datawidth:5,ddrcasb:5,declar:2,decoder_out:5,defin:[],diam:[2,3],dignissim:[2,3],din_0:5,din_1:5,direct:2,directli:2,document:0,doe:2,dolor:[2,3],done:0,donec:[2,3],duplic:2,efficitur:[2,3],eleifend:[2,3],elit:[2,3],enabl:[2,3,5],erat:[2,3],esc:5,euismod:[2,3],everyth:[],exampl:[],exist:2,factor:0,faucibu:[2,3],fbmimicbidir:5,file:2,first:[],fixm:[],flag:0,flowmap_level:5,follow:2,fringilla:[2,3],from:[],fs_ce:5,github:[],gnt_0:5,has:2,hendrerit:[2,3],howev:2,http:[],imperdiet:[2,3],indic:0,inotherfil:[2,3],inout:5,inp_b:5,inportscontent1:2,input:[0,2,3,5],insid:2,integ:[0,2,3,5],interdum:[2,3],invalid:2,ipsum:[2,3],its:2,kld:5,lacinia:[2,3],laoreet:[2,3],lectu:[2,3],legal:[],lifetim:[],ligula:[2,3],link:2,list:2,list_of_port:[],loborti:[2,3],localparam:4,locat:2,logic:4,lorem:[2,3],loremipsumdolorsitametnesttest:2,lower:[],m_eth_payload_axis_treadi:5,magna:[2,3],massa:[2,3],master:[],matti:[2,3],mauri:[2,3],metu:[2,3],mixed_direct:1,modul:[0,2,3],module_escap:2,module_identifi:[],module_keyword:[],module_nonansi_head:[],morbi:[2,3],name:2,nbit:5,nec:[2,3],nest:0,nested1:2,nesttest0:2,nesttest2:2,nesttest:2,net:[],non:[],note:[],nullam:[2,3],number:0,number_of_channel:5,nunc:[2,3],opmod:5,orci:[2,3],other:2,other_nam:[],other_name_04:5,other_name_05:5,other_name_06:5,other_name_07:5,other_name_08:5,other_name_15:5,other_name_16:5,other_name_17:5,other_name_18:5,other_name_19:5,other_name_26:5,other_name_27:5,other_name_28:5,other_name_29:5,other_name_30:5,other_name_37:5,other_name_38:5,other_name_39:5,other_name_40:5,other_name_41:5,other_name_48:5,other_name_49:5,other_name_50:5,other_name_51:5,other_name_52:5,other_name_59:5,other_name_60:5,other_name_61:5,other_name_62:5,other_name_63:5,out:5,output:[0,2,5],outsid:[],package_import_declar:[],package_pin:5,page:[],param_name_01:4,param_name_02:4,param_name_03:4,param_name_04:4,param_name_05:4,param_name_05_b:4,param_name_06:4,paramet:0,parameter_port_list:[],parity_out:5,part:[],pellentesqu:[2,3],placehold:[],placerat:[2,3],pmp_req_err_o:5,pmpnumchan:5,point:0,port:[0,2],port_express:[],port_identifi:[],port_nam:[],port_name_01:5,port_name_02:5,port_name_03:5,port_name_04:5,port_name_05:5,port_name_06:5,port_name_07:5,port_name_08:5,port_name_12:5,port_name_13:5,port_name_14:5,port_name_15:5,port_name_16:5,port_name_17:5,port_name_18:5,port_name_19:5,port_name_23:5,port_name_24:5,port_name_25:5,port_name_26:5,port_name_27:5,port_name_28:5,port_name_29:5,port_name_30:5,port_name_34:5,port_name_35:5,port_name_36:5,port_name_37:5,port_name_38:5,port_name_39:5,port_name_40:5,port_name_41:5,port_name_45:5,port_name_46:5,port_name_47:5,port_name_48:5,port_name_49:5,port_name_50:5,port_name_51:5,port_name_52:5,port_name_56:5,port_name_57:5,port_name_58:5,port_name_59:5,port_name_60:5,port_name_61:5,port_name_62:5,port_name_63:5,port_refer:[],porta:[2,3],posedg:0,pout:5,praesent:[2,3],previou:2,proin:[2,3],q10:[],q11:[],q12:[],q13:[],q14:[],q15:[],q16:[],q17:[],q18:[],q19:[],q20:[],q21:[],q22:[],q23:[],q24:[],q25:[],q26:[],q27:[],q28:[],q29:[],q30:[],q31:[],q32:[],q33:[],q34:[],q35:[],q36:[],q37:[],q38:[],q39:[],q40:[],q41:[],q42:[],q43:[],q44:[],q45:[],q46:[],q47:[],q48:[],q49:[],q50:[],q51:[],q52:[],q53:[],q54:[],q55:[],q56:[],q57:[],q58:[],q59:[],q60:[],q61:[],q62:[],q63:[],q_b:5,qualifi:2,rdata_a_o:5,receiv:[],ref:0,ref_accum_out:5,reg:[0,5],regist:2,renamed_concat:1,repo:[],repres:0,req_0:5,req_1:5,req_3:5,reset:[0,5],rest:2,rhoncu:[2,3],risu:[2,3],root:2,rst:2,rx_data:5,rx_empti:5,same_input:1,same_port:1,sbox_decrypt_o:5,scale:0,scelerisqu:[2,3],scope:2,scroll:[2,3],second:[],sed:[2,3],sel:5,select:[],separ:[],should:2,shouldn:2,sign:[0,5],simpl:[],simplifi:[],sin_z0:0,sinco:[],sine:0,sit:[2,3],size:5,sizeout:5,some:[2,3],sourc:0,spec:[],split_port:1,src:[],start:0,state:5,style:[],sum:5,symbol:2,syntax:[],taken:[],target:2,tempor:[2,3],test1:1,test2:1,test:2,text:[2,3],them:0,thi:[0,2],tied:[],togeth:[],tok:5,top1:2,top2:2,top3:2,toplevel:2,tortor:[2,3],tx_data:5,ultric:[2,3],uniqu:2,unique_port_name_in_nest_test:2,upper:[],use:[],used:2,uut_accumco:5,uut_co:5,uut_signextout:5,vulput:[2,3],wand:5,wdata_a_i:5,wfi_insn_o:5,which:2,width:5,width_b:5,width_clock:5,widtha:5,widthb:5,wire4:5,wire:5,wor:5,wrclk:5,y_width:5,yosi:[],yosyshq:[],zero1:5,zero2:5},titles:["Verilog Domain test","verilog:module","Nesting and refs","Cross-document refs","verilog:parameter","verilog:port"],titleterms:{ansi:[],cross:3,document:3,domain:0,everyth:[],exampl:[],modul:1,nest:2,non:[],note:[],paramet:4,port:5,ref:[2,3],separ:[],simplifi:[],spec:[],style:[],syntax:[],test:0,togeth:[],verilog:[0,1,4,5]}})