Line number: 
[112, 130]
Comment: 
This block of code is primarily focused on edge detection in a clock signal. It specifically identifies the rising and falling edges of the 'cur_test_clk' signal, which are crucial moments in digital logic as data manipulation generally occurs on these edges. The implementation uses a simple yet effective method. 'last_test_clk' records the state of 'cur_test_clk' at the last clock cycle, and 'found_edge' checks if there is a change in the 'cur_test_clk' signal by XORing its current and last state. Simultaneously, the rising and falling edges are determined by ANDing 'found_edge' with the current or previous 'cur_test_clk' respectively.