/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/seco/ectrl.h>


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	dynamic_choice: dynamic_choice {};

	clocks {
		codec_osc: anaclk2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24576000>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v_sgtl5000: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V_sgtl5000";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
			status = "disabled";
		};

		reg_3p3v_sgtl5000: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V_sgtl5000";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			status = "disabled";
		};


	};

/*  __________________________________________________________________________
 * |____________________________ AUDIO VT1613 ________________________________|
 */
    codec_vt1613: codec_vt1613 {
		compatible = "via,vt1613";
		status = "disabled";
	};

	sound_vt1613: sound_vt1613 {
		compatible = "fsl,imx-vt1613-audio";
		model = "fsl,imx-vt1613-audio";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec_vt1613>;
		mux-int-port = <1>;
		mux-ext-port = <6>;
		status = "disabled";
	};

	ssi_vt1613: ssi_vt1613 {
		fsl,mode = "ac97-slave";
		pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
		pinctrl-0 = <&ac97link_running>;
		pinctrl-1 = <&ac97link_running>;
		pinctrl-2 = <&ac97link_reset>;
		pinctrl-3 = <&ac97link_warm_reset>;
		/* sync, sdata (output), reset */
		ac97-gpios = <&gpio4 19 0 &gpio4 18 0 &gpio1 11 0>;
	};


/*  __________________________________________________________________________
 * |___________________________ AUDIO SGTL5000 _______________________________|
 */
	sound_sgtl5000: sound_sgtl5000 {
		compatible = "fsl,imx6q-seco-sgtl5000",
					"fsl,imx-audio-sgtl5000";
		model = "fsl,imx6q-seco-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec_sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <6>;
		status = "disabled";
	};

	ssi_sgtl5000: ssi_sgtl5000 {
		fsl,mode = "i2s-slave";
	};

	audmux_sgtl5000: audmux_sgtl5000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_audmux>;
	};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

/*  __________________________________________________________________________
 * |____________________________ FRAME BUFFER ________________________________|
 */
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

};

&clks {
	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
	assigned-clock-rates = <0>, <0>, <24576000>;
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-uq7-j_A75 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
			/*  PCF2123 interrupt  */
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25            0x1f071

			/*  PCI reset  */
				MX6QDL_PAD_GPIO_18__GPIO7_IO13               0x1f071

			/*  Pins as GPI in Hi-Z  */
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27               0x1f041
				MX6QDL_PAD_EIM_RW__GPIO2_IO26                0x1f041
				MX6QDL_PAD_EIM_A16__GPIO2_IO22               0x1f041
				MX6QDL_PAD_EIM_A17__GPIO2_IO21               0x1f041
				MX6QDL_PAD_EIM_A18__GPIO2_IO20               0x1f041
				MX6QDL_PAD_EIM_A19__GPIO2_IO19               0x1f041
				MX6QDL_PAD_EIM_A20__GPIO2_IO18               0x1f041
				MX6QDL_PAD_EIM_A21__GPIO2_IO17               0x1f041
				MX6QDL_PAD_EIM_A22__GPIO2_IO16               0x1f041
				MX6QDL_PAD_EIM_A23__GPIO6_IO06               0x1f041
				MX6QDL_PAD_EIM_A24__GPIO5_IO04               0x1f041
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00               0x1f041
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01               0x1f041
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02               0x1f041
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03               0x1f041
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04               0x1f041
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05               0x1f041
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06               0x1f041
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07               0x1f041
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08               0x1f041
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09               0x1f041
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10              0x1f041
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11              0x1f041
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12              0x1f041
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13              0x1f041
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14              0x1f041
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15              0x1f041
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30               0x1f041
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f041
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00              0x1f041
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28               0x1f041
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29               0x1f041
			>;
		};

/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA         0x1b0b1
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11              0x1f041
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10              0x1f041
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA            0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA            0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA            0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA            0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_RTS_B              0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_CTS_B              0x1b0b1
			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ CAN ____________________________________|
 */
		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX             0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX             0x80000000
				MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28            0x1f041
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29            0x1f041
			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
 		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL               0x4001b8b1
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA               0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL                0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA                0x4001b8b1
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL                  0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA                  0x4001b8b1
			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
 		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO             0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI             0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK             0x100b1
				/*  CS SPI 1  */
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09              0x80000000
			>;
		};

 		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO          0x100b1
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI          0x100b1
				MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK          0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12           0x80000000
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09           0x80000000
			>;
		};

 		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO           0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI           0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK           0x100b1
				/*  CS SPI 3  */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24            0x80000000
			>;
		};

		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO              0x100b1
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI              0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK              0x100b1
				/*  CS SPI 3  */
				MX6QDL_PAD_EIM_D20__GPIO3_IO20               0x80000000
			>;
		};

/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD                  0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK                  0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0               0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1               0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2               0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3               0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4               0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5               0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6               0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7               0x17059
				MX6QDL_PAD_SD3_RST__SD3_RESET                0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD                  0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK                  0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0               0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1               0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2               0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3               0x17059
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06              0x17059
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20          0x17059
				/*  POWER  */
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05              0x17059
				/*  CARD DETECT  */
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06              0x17059
				/*  WRITE PROTECT  */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20          0x17059
			>;
		};

/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
 		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0          0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1          0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN            0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0          0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1          0x1b0b0

				MX6QDL_PAD_ENET_MDC__ENET_MDC                0x1b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO              0x1b0b0
				/*  RESET  */
				MX6QDL_PAD_GPIO_3__GPIO1_IO03                0x1f071
				/*  IRQ  */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02                0x1f071
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER            0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK             0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN           0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23          0x1b0b0
			>;
		};

/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */
 		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID                0x17059
			>;
		};

/*  __________________________________________________________________________
 * |_____________________________ AUDIO AC97 _________________________________|
 */
		ac97link_running: ac97link_runninggrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
			>;
		};

		ac97link_reset: ac97link_resetgrp {
			fsl,pins = <
				/*  AUD_SYNC  */
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x1f071
				/*  AUD_SDO  */
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18              0x1f071
				/*  RESET  */
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11               0x1f071
			>;
		};

		ac97link_warm_reset: ac97link_warm_resetgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23            0x1f071
			>;
		};

	};
};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */




/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "disable";
};


&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};


&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     CAN                                  |
 * |__________________________________________________________________________|
 */
&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "disable";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */
 &usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	no-1-8-v;
	non-removable;
	keep-power-in-suspend;
	status = "okay";
};


&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <4>;
	cd-gpios = <&gpio2 6 0>;
	wp-gpios = <&gpio5 20 0>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	no-1-8-v;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";
};


&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 12 0>, <&gpio5 9 9>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
};


&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";
	
	
	rtc: pcf2123@1 {
		compatible = "nxp,pcf2123";
		spi-max-frequency = <10000000>;
		spi-cs-high;
		reg = <0>;
	};
};


&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 20 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	status = "okay";


	flash: m25p80@0 {

		#address-cells = <1>;
		#size-cells = <0>;

		compatible = "spansion,s25fl208k";
		spi-max-frequency = <20000000>;
		reg = <0>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00004000>;
		};
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	codec_sgtl5000: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		VDDA-supply = <&reg_2p5v_sgtl5000>;
		VDDIO-supply = <&reg_3p3v_sgtl5000>;
		status = "disabled";
	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbh1 {
	status = "okay";
};


&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
 &fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 3 0>;
	phy-reset-duration = <20>;
	fsl,magic-packet;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     PCI                                  |
 * |__________________________________________________________________________|
 */
&pcie {
	reset-gpio = <&gpio7 13 0>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "okay";
};


&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};


&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		reg = <0>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;

		display-timings {
			native-mode = <&timing0>;

			timing0: LDB-WVGA {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <53>;
				hsync-len = <180>;
				vsync-len = <30>;
			};

			timing1: LDB-SVGA {
				clock-frequency = <40000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <40>;
				hfront-porch = <60>;
				vback-porch = <10>;
				vfront-porch = <10>;
				hsync-len = <20>;
				vsync-len = <10>;
			};

			timing2: LDB-WXGA {
				clock-frequency = <72000000>;
				hactive = <1368>;
				vactive = <768>;
				hback-porch = <93>;
				hfront-porch = <33>;
				vback-porch = <22>;
				vfront-porch = <7>;
				hsync-len = <40>;
				vsync-len = <4>;
			};

			timing3: LDB-XGA {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <1230>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

			timing4: LDB-SXGA {
				clock-frequency = <54000000>;
				hactive = <1280>;
				vactive = <1024>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};


			timing5: LDB-1050P60 {
				clock-frequency = <0x68e7780>;
				hactive = <0x690>;
				vactive = <0x41a>;
				hback-porch = <0x28>;
				hfront-porch = <0x50>;
				vback-porch = <0xf>;
				vfront-porch = <0xf>;
				hsync-len = <0x28>;
				vsync-len = <0x5>;
			};

			timing6: LDB-1080P60 {
				clock-frequency = <0x7bfa480>;
				hactive = <0x780>;
				vactive = <0x438>;
				hback-porch = <0x64>;
				hfront-porch = <0x28>;
				vback-porch = <0x1e>;
				vfront-porch = <0x2>;
				hsync-len = <0xa>;
				vsync-len = <0x2>;
			};

		};
	};

	lvds-channel@1 {
		reg = <1>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		crtc = "ipu2-di1";
		display-timings {
			native-mode = <&timing7>;

			timing7: seco_lvds1 {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <23>;
				hsync-len = <150>;
				vsync-len = <60>;
			};
		};
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                             DYNAMIC COMPONENTS                           |
 * |__________________________________________________________________________|
 */


&dynamic_choice {

	chip_audio {
		default_mode = <&audio_codec1>;

		audio_codec0: sgtl5000 {
			code_name = "sgtl5000";
			phandle-num-enable = <6>;
			phandle-list-enable = <&sound_sgtl5000>,
								<&codec_sgtl5000>,
								<&reg_2p5v_sgtl5000>,
								<&reg_3p3v_sgtl5000>,
								<&ssi1>,
								<&audmux>;

			phandle-num-set = <2>;
			phandle-list-set = <&ssi1>,
								<&audmux>;
			phandle-list-source = <&ssi_sgtl5000>,
								<&audmux_sgtl5000>;
		};

		audio_codec1: vt1613 {
			code_name = "vt1613";
			phandle-num-enable = <4>;
			phandle-list-enable = <&sound_vt1613>,
								<&codec_vt1613>,
								<&ssi1>,
								<&audmux>;

			phandle-num-set = <1>;
			phandle-list-set = <&ssi1>;
			phandle-list-source = <&ssi_vt1613>;
		};

	};

	serial_device {
		default_mode = <&serial_device1>;

		serial_device0: flexcan {
			code_name = "flexcan";
			phandle-num-enable = <1>;
			phandle-list-enable = <&flexcan1>;

			phandle-num-set = <0>;
		};

		serial_device1: uart {
			code_name = "uart";
			phandle-num-enable = <1>;
			phandle-list-enable = <&uart1>;

			phandle-num-set = <0>;
		};

	};

};
