

================================================================
== Vivado HLS Report for 'eval_4_isog'
================================================================
* Date:           Tue Dec 22 16:34:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1379|  1379|  1379|  1379|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:132->sikehls/ec_isogeny.cpp:86]   --->   Operation 33 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:132->sikehls/ec_isogeny.cpp:86]   --->   Operation 34 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 35 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 36 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 37 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 38 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%coeff_V_addr = getelementptr [6 x i448]* %coeff_V, i64 0, i64 2" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:88]   --->   Operation 39 'getelementptr' 'coeff_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 40 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 41 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 42 [2/2] (3.44ns)   --->   "%t0_0_V = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 42 'add' 't0_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 43 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 44 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 45 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 45 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%coeff_V_load = load i448* %coeff_V_addr, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 46 'load' 'coeff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%coeff_V_addr_1 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 47 'getelementptr' 'coeff_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.44ns)   --->   "%t0_0_V = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 48 'add' 't0_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 49 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 50 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 51 [2/2] (3.44ns)   --->   "%t0_1_V = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 51 'add' 't0_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 52 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (3.44ns)   --->   "%t1_0_V = sub i448 %add_ln214, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 53 'sub' 't1_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 54 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%coeff_V_load = load i448* %coeff_V_addr, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 55 'load' 'coeff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%coeff_V_load_1 = load i448* %coeff_V_addr_1, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 56 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 57 [2/2] (2.40ns)   --->   "%tt1_V = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %coeff_V_load)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:88]   --->   Operation 57 'call' 'tt1_V' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 58 [1/2] (3.44ns)   --->   "%t0_1_V = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 58 'add' 't0_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (3.44ns)   --->   "%t1_0_V = sub i448 %add_ln214, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 59 'sub' 't1_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 60 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (3.44ns)   --->   "%t1_1_V = sub i448 %add_ln214_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 61 'sub' 't1_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%coeff_V_load_1 = load i448* %coeff_V_addr_1, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 62 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_4 : Operation 63 [2/2] (3.44ns)   --->   "%t2_V = add i448 %coeff_V_load, %coeff_V_load_1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 63 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %coeff_V_load)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:88]   --->   Operation 64 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [2/2] (2.40ns)   --->   "%tt2_V = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %coeff_V_load_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:88]   --->   Operation 65 'call' 'tt2_V' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%coeff_V_addr_2 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 4" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:89]   --->   Operation 66 'getelementptr' 'coeff_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (3.44ns)   --->   "%t1_1_V = sub i448 %add_ln214_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 67 'sub' 't1_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/2] (3.44ns)   --->   "%t2_V = add i448 %coeff_V_load, %coeff_V_load_1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 68 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %coeff_V_load_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:88]   --->   Operation 69 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [2/2] (3.44ns)   --->   "%tt3_V = sub i896 %tt1_V, %tt2_V" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88]   --->   Operation 70 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%coeff_V_load_2 = load i448* %coeff_V_addr_2, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 71 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 7.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%coeff_V_addr_3 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 5" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 72 'getelementptr' 'coeff_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.44ns)   --->   "%tt3_V = sub i896 %tt1_V, %tt2_V" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88]   --->   Operation 73 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [2/2] (3.91ns)   --->   "%call_ret2_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 74 'call' 'call_ret2_i' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%coeff_V_load_2 = load i448* %coeff_V_addr_2, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 75 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%coeff_V_load_3 = load i448* %coeff_V_addr_3, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 76 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_6 : Operation 77 [2/2] (2.40ns)   --->   "%tt1_V_2 = call fastcc i896 @mp_mul(i448 %t1_0_V, i448 %coeff_V_load_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:89]   --->   Operation 77 'call' 'tt1_V_2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.69>
ST_7 : Operation 78 [1/2] (3.44ns)   --->   "%call_ret2_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 78 'call' 'call_ret2_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%coeff_V_load_3 = load i448* %coeff_V_addr_3, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 79 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 80 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %coeff_V_load_2, %coeff_V_load_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 80 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i896 @mp_mul(i448 %t1_0_V, i448 %coeff_V_load_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:89]   --->   Operation 81 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 82 [2/2] (2.40ns)   --->   "%tt2_V_1 = call fastcc i896 @mp_mul(i448 %t1_1_V, i448 %coeff_V_load_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:89]   --->   Operation 82 'call' 'tt2_V_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 83 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %coeff_V_load_2, %coeff_V_load_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 83 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i896 @mp_mul(i448 %t1_1_V, i448 %coeff_V_load_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:89]   --->   Operation 84 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [2/2] (3.44ns)   --->   "%tt3_V_1 = sub i896 %tt1_V_2, %tt2_V_1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:89]   --->   Operation 85 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [2/2] (2.40ns)   --->   "%tt1_V_4 = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %t1_0_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:90]   --->   Operation 86 'call' 'tt1_V_4' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 87 [2/2] (3.44ns)   --->   "%t1_V = add i448 %t0_0_V, %t0_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:88]   --->   Operation 87 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [2/2] (3.44ns)   --->   "%t1_V_7 = add i448 %t1_0_V, %t1_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:89]   --->   Operation 88 'add' 't1_V_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i896 %tt1_V_2, %tt2_V_1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:89]   --->   Operation 89 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %t1_0_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:90]   --->   Operation 90 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 91 [2/2] (2.40ns)   --->   "%tt2_V_2 = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %t1_1_V)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:90]   --->   Operation 91 'call' 'tt2_V_2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 92 [1/2] (3.44ns)   --->   "%t1_V = add i448 %t0_0_V, %t0_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:88]   --->   Operation 92 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [2/2] (2.40ns)   --->   "%empty = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t2_V)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:88]   --->   Operation 93 'call' 'empty' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 94 [2/2] (3.91ns)   --->   "%call_ret_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 94 'call' 'call_ret_i' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 95 [1/2] (3.44ns)   --->   "%t1_V_7 = add i448 %t1_0_V, %t1_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:89]   --->   Operation 95 'add' 't1_V_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %t1_1_V)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:90]   --->   Operation 96 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 97 [2/2] (3.44ns)   --->   "%tt3_V_2 = sub i896 %tt1_V_4, %tt2_V_2" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:90]   --->   Operation 97 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 98 [1/2] (3.44ns)   --->   "%empty = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t2_V)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:88]   --->   Operation 98 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/2] (3.44ns)   --->   "%call_ret_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 99 'call' 'call_ret_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 100 [2/2] (2.40ns)   --->   "%empty_7 = call fastcc i896 @mp_mul(i448 %t1_V_7, i448 %t2_V_1)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:89]   --->   Operation 100 'call' 'empty_7' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 101 [2/2] (3.91ns)   --->   "%call_ret2_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 101 'call' 'call_ret2_i1' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 102 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i896 %tt1_V_4, %tt2_V_2" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:90]   --->   Operation 102 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 103 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i896 @mp_mul(i448 %t1_V_7, i448 %t2_V_1)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:89]   --->   Operation 103 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 104 [1/2] (3.44ns)   --->   "%call_ret2_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 104 'call' 'call_ret2_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 105 [2/2] (3.91ns)   --->   "%call_ret_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 105 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%coeff_V_addr_4 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 0" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:91]   --->   Operation 106 'getelementptr' 'coeff_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/2] (3.44ns)   --->   "%call_ret_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 107 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 108 [2/2] (3.91ns)   --->   "%t0_1_V_1 = call fastcc i448 @rdc_mont(i896 %tt3_V_2)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:90]   --->   Operation 108 'call' 't0_1_V_1' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 109 [2/2] (3.25ns)   --->   "%coeff_V_load_4 = load i448* %coeff_V_addr_4, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 109 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_13 : Operation 110 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 110 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret2_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 111 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%coeff_V_addr_5 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 1" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 112 'getelementptr' 'coeff_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (2.32ns)   --->   "store i448 %call_ret2_i, i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 114 [1/1] (2.32ns)   --->   "store i448 %call_ret_i, i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 115 [1/1] (2.32ns)   --->   "store i448 %call_ret2_i1, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 116 [1/1] (2.32ns)   --->   "store i448 %call_ret_i1, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 117 [1/2] (3.44ns)   --->   "%t0_1_V_1 = call fastcc i448 @rdc_mont(i896 %tt3_V_2)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:90]   --->   Operation 117 'call' 't0_1_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 118 [1/2] (3.25ns)   --->   "%coeff_V_load_4 = load i448* %coeff_V_addr_4, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 118 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 119 [2/2] (3.25ns)   --->   "%coeff_V_load_5 = load i448* %coeff_V_addr_5, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 119 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 120 [2/2] (2.40ns)   --->   "%tt1_V_6 = call fastcc i896 @mp_mul(i448 %coeff_V_load_4, i448 %t0_1_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:91]   --->   Operation 120 'call' 'tt1_V_6' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 121 [2/2] (3.44ns)   --->   "%t1_0_V_1 = add i448 %call_ret_i, %call_ret_i1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:92]   --->   Operation 121 'add' 't1_0_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [2/2] (3.44ns)   --->   "%t1_1_V_1 = add i448 %call_ret2_i, %call_ret2_i1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:92]   --->   Operation 122 'add' 't1_1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 123 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %add_ln214_2, %call_ret_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 124 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret2_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 125 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214_3, %call_ret2_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 126 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 127 [1/2] (3.25ns)   --->   "%coeff_V_load_5 = load i448* %coeff_V_addr_5, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 127 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 128 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %coeff_V_load_4, %coeff_V_load_5" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 128 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i896 @mp_mul(i448 %coeff_V_load_4, i448 %t0_1_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:91]   --->   Operation 129 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 130 [2/2] (2.40ns)   --->   "%tt2_V_3 = call fastcc i896 @mp_mul(i448 %coeff_V_load_5, i448 %t0_1_V_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:91]   --->   Operation 130 'call' 'tt2_V_3' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 131 [1/2] (3.44ns)   --->   "%t1_0_V_1 = add i448 %call_ret_i, %call_ret_i1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:92]   --->   Operation 131 'add' 't1_0_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/2] (3.44ns)   --->   "%t1_1_V_1 = add i448 %call_ret2_i, %call_ret2_i1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:92]   --->   Operation 132 'add' 't1_1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %add_ln214_2, %call_ret_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 133 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214_3, %call_ret2_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 134 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [2/2] (3.44ns)   --->   "%sub_ln214_4 = sub i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 135 'sub' 'sub_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 136 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %coeff_V_load_4, %coeff_V_load_5" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 136 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i896 @mp_mul(i448 %coeff_V_load_5, i448 %t0_1_V_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:91]   --->   Operation 137 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 138 [2/2] (3.44ns)   --->   "%tt3_V_3 = sub i896 %tt1_V_6, %tt2_V_3" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:91]   --->   Operation 138 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (2.32ns)   --->   "store i448 %sub_ln214, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i448 %sub_ln214_2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 141 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:95]   --->   Operation 141 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/2] (3.44ns)   --->   "%sub_ln214_4 = sub i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 142 'sub' 'sub_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_4" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 143 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %sub_ln214, 1" [sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:95]   --->   Operation 144 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (2.40ns)   --->   "%temp_V_3 = call fastcc i896 @mp_mul(i448 %t3_V_1, i448 %sub_ln214_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 145 'call' 'temp_V_3' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 146 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i896 %tt1_V_6, %tt2_V_3" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:91]   --->   Operation 146 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 147 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:95]   --->   Operation 148 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_4" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 149 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (2.40ns)   --->   "%temp_V_2 = call fastcc i896 @mp_mul(i448 %t1_V_4, i448 %add_ln214_5)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 150 'call' 'temp_V_2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 151 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i896 @mp_mul(i448 %t3_V_1, i448 %sub_ln214_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 151 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 152 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:94]   --->   Operation 152 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 153 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 154 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %t1_0_V_1, 1" [sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:94]   --->   Operation 155 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [2/2] (2.40ns)   --->   "%temp_V_1 = call fastcc i896 @mp_mul(i448 %t3_V, i448 %t1_1_V_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 156 'call' 'temp_V_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 157 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i896 @mp_mul(i448 %t1_V_4, i448 %add_ln214_5)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 157 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 158 [2/2] (3.91ns)   --->   "%call_ret_i2 = call fastcc i448 @rdc_mont(i896 %temp_V_3)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 158 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 159 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:94]   --->   Operation 159 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 160 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [2/2] (2.40ns)   --->   "%temp_V = call fastcc i896 @mp_mul(i448 %t1_V_3, i448 %add_ln214_4)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 161 'call' 'temp_V' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 162 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i896 @mp_mul(i448 %t3_V, i448 %t1_1_V_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 162 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 163 [2/2] (3.91ns)   --->   "%call_ret1_i = call fastcc i448 @rdc_mont(i896 %temp_V_2)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 163 'call' 'call_ret1_i' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 164 [1/2] (3.44ns)   --->   "%call_ret_i2 = call fastcc i448 @rdc_mont(i896 %temp_V_3)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 164 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 165 [1/1] (2.32ns)   --->   "store i448 %call_ret_i2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 20 <SV = 19> <Delay = 5.76>
ST_20 : Operation 166 [2/2] (2.40ns)   --->   "%empty_8 = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t1_V_7)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:90]   --->   Operation 166 'call' 'empty_8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 167 [2/2] (3.91ns)   --->   "%t0_1_V_2 = call fastcc i448 @rdc_mont(i896 %tt3_V_3)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:91]   --->   Operation 167 'call' 't0_1_V_2' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 168 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i896 @mp_mul(i448 %t1_V_3, i448 %add_ln214_4)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 168 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 169 [1/2] (3.44ns)   --->   "%call_ret1_i = call fastcc i448 @rdc_mont(i896 %temp_V_2)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 169 'call' 'call_ret1_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 170 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_20 : Operation 171 [2/2] (2.32ns)   --->   "%P_Z_V_load_3 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 171 'load' 'P_Z_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 21 <SV = 20> <Delay = 5.76>
ST_21 : Operation 172 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t1_V_7)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:90]   --->   Operation 172 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 173 [1/2] (3.44ns)   --->   "%t0_1_V_2 = call fastcc i448 @rdc_mont(i896 %tt3_V_3)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:91]   --->   Operation 173 'call' 't0_1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 174 [2/2] (3.91ns)   --->   "%t1_1_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V_1)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 174 'call' 't1_1_V_2' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 175 [2/2] (2.32ns)   --->   "%P_Z_V_load_2 = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 175 'load' 'P_Z_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 176 [1/2] (2.32ns)   --->   "%P_Z_V_load_3 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 176 'load' 'P_Z_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 177 [2/2] (3.44ns)   --->   "%add_ln214_7 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_3" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 177 'add' 'add_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.88>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%t2_V_3 = shl i448 %t0_1_V_1, 1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:91]   --->   Operation 178 'shl' 't2_V_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [2/2] (2.40ns)   --->   "%empty_9 = call fastcc i896 @mp_mul(i448 %t1_V_2, i448 %t2_V_3)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:91]   --->   Operation 179 'call' 'empty_9' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 180 [2/2] (3.91ns)   --->   "%t1_0_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 180 'call' 't1_0_V_2' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 181 [1/2] (3.44ns)   --->   "%t1_1_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V_1)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 181 'call' 't1_1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 182 [1/2] (2.32ns)   --->   "%P_Z_V_load_2 = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 182 'load' 'P_Z_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_22 : Operation 183 [2/2] (3.44ns)   --->   "%add_ln214_6 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 183 'add' 'add_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (3.44ns)   --->   "%add_ln214_7 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_3" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 184 'add' 'add_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [2/2] (3.44ns)   --->   "%t0_1_V_3 = sub i448 %add_ln214_7, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 185 'sub' 't0_1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.88>
ST_23 : Operation 186 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i896 @mp_mul(i448 %t1_V_2, i448 %t2_V_3)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:91]   --->   Operation 186 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 187 [1/2] (3.44ns)   --->   "%t1_0_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 187 'call' 't1_0_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 188 [1/2] (3.44ns)   --->   "%add_ln214_6 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 188 'add' 'add_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [2/2] (3.44ns)   --->   "%t0_0_V_3 = sub i448 %add_ln214_6, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 189 'sub' 't0_0_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/2] (3.44ns)   --->   "%t0_1_V_3 = sub i448 %add_ln214_7, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 190 'sub' 't0_1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [2/2] (2.40ns)   --->   "%tt2_V_5 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_3, i448 %t0_1_V_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:99]   --->   Operation 191 'call' 'tt2_V_5' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.88>
ST_24 : Operation 192 [2/2] (3.44ns)   --->   "call fastcc void @mp2_add(i448 %t1_0_V_2, i448 %t1_1_V_2, i448 %t0_1_V_2, i448 %t0_1_V_2, [2 x i448]* %P_X_V)" [sikehls/ec_isogeny.cpp:96]   --->   Operation 192 'call' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 193 [1/2] (3.44ns)   --->   "%t0_0_V_3 = sub i448 %add_ln214_6, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 193 'sub' 't0_0_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [2/2] (3.44ns)   --->   "%t1_V_6 = add i448 %P_Z_V_load_2, %P_Z_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:99]   --->   Operation 194 'add' 't1_V_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [2/2] (3.44ns)   --->   "%t2_V_5 = add i448 %t0_0_V_3, %t0_1_V_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:99]   --->   Operation 195 'add' 't2_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [2/2] (2.40ns)   --->   "%tt1_V_10 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_2, i448 %t0_0_V_3)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:99]   --->   Operation 196 'call' 'tt1_V_10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 197 [1/2] (3.44ns)   --->   "%tt2_V_5 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_3, i448 %t0_1_V_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:99]   --->   Operation 197 'call' 'tt2_V_5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.88>
ST_25 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @mp2_add(i448 %t1_0_V_2, i448 %t1_1_V_2, i448 %t0_1_V_2, i448 %t0_1_V_2, [2 x i448]* %P_X_V)" [sikehls/ec_isogeny.cpp:96]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 199 [1/2] (3.44ns)   --->   "%t1_V_6 = add i448 %P_Z_V_load_2, %P_Z_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:99]   --->   Operation 199 'add' 't1_V_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/2] (3.44ns)   --->   "%t2_V_5 = add i448 %t0_0_V_3, %t0_1_V_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:99]   --->   Operation 200 'add' 't2_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/2] (3.44ns)   --->   "%tt1_V_10 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_2, i448 %t0_0_V_3)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:99]   --->   Operation 201 'call' 'tt1_V_10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 202 [2/2] (2.40ns)   --->   "%empty_11 = call fastcc i896 @mp_mul(i448 %t1_V_6, i448 %t2_V_5)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:99]   --->   Operation 202 'call' 'empty_11' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 203 [2/2] (3.44ns)   --->   "%tt3_V_5 = sub i896 %tt1_V_10, %tt2_V_5" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:99]   --->   Operation 203 'sub' 'tt3_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 204 [2/2] (2.32ns)   --->   "%P_X_V_load_2 = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 204 'load' 'P_X_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_26 : Operation 205 [1/2] (3.44ns)   --->   "%empty_11 = call fastcc i896 @mp_mul(i448 %t1_V_6, i448 %t2_V_5)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:99]   --->   Operation 205 'call' 'empty_11' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 206 [1/2] (3.44ns)   --->   "%tt3_V_5 = sub i896 %tt1_V_10, %tt2_V_5" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:99]   --->   Operation 206 'sub' 'tt3_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.72>
ST_27 : Operation 207 [1/2] (2.32ns)   --->   "%P_X_V_load_2 = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 207 'load' 'P_X_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_27 : Operation 208 [2/2] (2.32ns)   --->   "%P_X_V_load_3 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 208 'load' 'P_X_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_27 : Operation 209 [2/2] (2.40ns)   --->   "%tt1_V_8 = call fastcc i896 @mp_mul(i448 %P_X_V_load_2, i448 %t1_0_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:98]   --->   Operation 209 'call' 'tt1_V_8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 210 [2/2] (3.91ns)   --->   "%call_ret1_i2 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 210 'call' 'call_ret1_i2' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 5.76>
ST_28 : Operation 211 [1/2] (2.32ns)   --->   "%P_X_V_load_3 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 211 'load' 'P_X_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_28 : Operation 212 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %P_X_V_load_2, %P_X_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 212 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [2/2] (3.44ns)   --->   "%t2_V_4 = add i448 %t1_0_V_2, %t1_1_V_2" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:98]   --->   Operation 213 'add' 't2_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/2] (3.44ns)   --->   "%tt1_V_8 = call fastcc i896 @mp_mul(i448 %P_X_V_load_2, i448 %t1_0_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:98]   --->   Operation 214 'call' 'tt1_V_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 215 [2/2] (2.40ns)   --->   "%tt2_V_4 = call fastcc i896 @mp_mul(i448 %P_X_V_load_3, i448 %t1_1_V_2)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:98]   --->   Operation 215 'call' 'tt2_V_4' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 216 [1/2] (3.44ns)   --->   "%call_ret1_i2 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 216 'call' 'call_ret1_i2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 217 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_28 : Operation 218 [2/2] (3.91ns)   --->   "%call_ret_i4 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 218 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.88>
ST_29 : Operation 219 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %P_X_V_load_2, %P_X_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 219 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/2] (3.44ns)   --->   "%t2_V_4 = add i448 %t1_0_V_2, %t1_1_V_2" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:98]   --->   Operation 220 'add' 't2_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [1/2] (3.44ns)   --->   "%tt2_V_4 = call fastcc i896 @mp_mul(i448 %P_X_V_load_3, i448 %t1_1_V_2)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:98]   --->   Operation 221 'call' 'tt2_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 222 [2/2] (3.44ns)   --->   "%tt3_V_4 = sub i896 %tt1_V_8, %tt2_V_4" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98]   --->   Operation 222 'sub' 'tt3_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/2] (3.44ns)   --->   "%call_ret_i4 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 223 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 224 [1/1] (2.32ns)   --->   "store i448 %call_ret_i4, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 30 <SV = 29> <Delay = 7.35>
ST_30 : Operation 225 [2/2] (2.40ns)   --->   "%empty_10 = call fastcc i896 @mp_mul(i448 %t1_V_5, i448 %t2_V_4)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:98]   --->   Operation 225 'call' 'empty_10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 226 [1/2] (3.44ns)   --->   "%tt3_V_4 = sub i896 %tt1_V_8, %tt2_V_4" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98]   --->   Operation 226 'sub' 'tt3_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [2/2] (3.91ns)   --->   "%call_ret1_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 227 'call' 'call_ret1_i1' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.76>
ST_31 : Operation 228 [1/2] (3.44ns)   --->   "%empty_10 = call fastcc i896 @mp_mul(i448 %t1_V_5, i448 %t2_V_4)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:98]   --->   Operation 228 'call' 'empty_10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 229 [1/2] (3.44ns)   --->   "%call_ret1_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 229 'call' 'call_ret1_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 230 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i1, i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_31 : Operation 231 [2/2] (3.91ns)   --->   "%call_ret_i3 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 231 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.76>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !347"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !353"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i448]* %coeff_V), !map !357"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @eval_4_isog_str) nounwind"   --->   Operation 235 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [7 x i8]* @p_str1133, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:79]   --->   Operation 236 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [8 x i8]* @p_str1537, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:80]   --->   Operation 237 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [9 x i8]* @p_str1234, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:81]   --->   Operation 238 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 239 [1/2] (3.44ns)   --->   "%call_ret_i3 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 239 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 240 [1/1] (2.32ns)   --->   "store i448 %call_ret_i3, i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_32 : Operation 241 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:100]   --->   Operation 241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('P_X_V_addr', sikehls/fpx.cpp:132->sikehls/ec_isogeny.cpp:86) [4]  (0 ns)
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86) on array 'P_X_V' [21]  (2.32 ns)

 <State 2>: 5.76ns
The critical path consists of the following:
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86) on array 'P_X_V' [21]  (2.32 ns)
	'add' operation ('ssdm_int<448 + 1024 * 0, false>[0].V', sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86) [23]  (3.44 ns)

 <State 3>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87) [27]  (3.44 ns)
	'sub' operation ('ssdm_int<448 + 1024 * 0, false>[0].V', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87) [28]  (3.44 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214_1', sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87) [29]  (3.44 ns)
	'sub' operation ('ssdm_int<448 + 1024 * 0, false>[1].V', sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87) [30]  (3.44 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:88) to 'mp_mul' [36]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88) [38]  (3.44 ns)

 <State 6>: 7.36ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88) [38]  (3.44 ns)
	'call' operation ('call_ret2_i', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88) to 'rdc_mont' [39]  (3.92 ns)

 <State 7>: 6.7ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_3', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89) on array 'coeff_V' [45]  (3.25 ns)
	'add' operation ('t2.V', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89) [46]  (3.44 ns)

 <State 8>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:89) to 'mp_mul' [48]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:89) [50]  (3.44 ns)

 <State 9>: 3.44ns
The critical path consists of the following:
	'add' operation ('t1.V', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:88) [31]  (3.44 ns)

 <State 10>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:90) to 'mp_mul' [56]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:90) [58]  (3.44 ns)

 <State 11>: 3.92ns
The critical path consists of the following:
	'call' operation ('call_ret2_i1', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89) to 'rdc_mont' [51]  (3.92 ns)

 <State 12>: 3.92ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89) to 'rdc_mont' [53]  (3.92 ns)

 <State 13>: 3.92ns
The critical path consists of the following:
	'call' operation ('c[0].V', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:90) to 'rdc_mont' [59]  (3.92 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214_2', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93) [71]  (3.44 ns)
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93) [72]  (3.44 ns)

 <State 15>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93) [72]  (3.44 ns)
	'sub' operation ('sub_ln214_4', sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95) [86]  (3.44 ns)

 <State 16>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:91) to 'mp_mul' [65]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:91) [67]  (3.44 ns)

 <State 17>: 5.84ns
The critical path consists of the following:
	'add' operation ('t1.V', sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:95) [85]  (3.44 ns)
	'call' operation ('temp.V', sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95) to 'mp_mul' [89]  (2.4 ns)

 <State 18>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214_3', sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94) [78]  (3.44 ns)
	'add' operation ('add_ln214_4', sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94) [79]  (3.44 ns)

 <State 19>: 5.84ns
The critical path consists of the following:
	'add' operation ('t1.V', sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:94) [77]  (3.44 ns)
	'call' operation ('temp.V', sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94) to 'mp_mul' [81]  (2.4 ns)

 <State 20>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret1_i', sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95) to 'rdc_mont' [90]  (3.44 ns)
	'store' operation ('store_ln88', sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95) of variable 'call_ret1_i', sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95 on array 'P_Z_V' [91]  (2.32 ns)

 <State 21>: 5.76ns
The critical path consists of the following:
	'load' operation ('P_Z_V_load_3', sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97) on array 'P_Z_V' [99]  (2.32 ns)
	'add' operation ('add_ln214_7', sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97) [100]  (3.44 ns)

 <State 22>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214_7', sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97) [100]  (3.44 ns)
	'sub' operation ('ssdm_int<448 + 1024 * 0, false>[1].V', sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97) [101]  (3.44 ns)

 <State 23>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214_6', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97) [97]  (3.44 ns)
	'sub' operation ('ssdm_int<448 + 1024 * 0, false>[0].V', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97) [98]  (3.44 ns)

 <State 24>: 6.88ns
The critical path consists of the following:
	'sub' operation ('ssdm_int<448 + 1024 * 0, false>[0].V', sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97) [98]  (3.44 ns)
	'add' operation ('t2.V', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:99) [115]  (3.44 ns)

 <State 25>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1.V', sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:99) to 'mp_mul' [116]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:99) [119]  (3.44 ns)

 <State 26>: 3.44ns
The critical path consists of the following:
	'call' operation ('empty_11', sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:99) to 'mp_mul' [118]  (3.44 ns)

 <State 27>: 4.72ns
The critical path consists of the following:
	'load' operation ('P_X_V_load_2', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98) on array 'P_X_V' [102]  (2.32 ns)
	'call' operation ('tt1.V', sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:98) to 'mp_mul' [106]  (2.4 ns)

 <State 28>: 5.76ns
The critical path consists of the following:
	'load' operation ('P_X_V_load_3', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98) on array 'P_X_V' [103]  (2.32 ns)
	'add' operation ('t1.V', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98) [104]  (3.44 ns)

 <State 29>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:98) to 'mp_mul' [107]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98) [109]  (3.44 ns)

 <State 30>: 7.36ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98) [109]  (3.44 ns)
	'call' operation ('call_ret1_i1', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98) to 'rdc_mont' [110]  (3.92 ns)

 <State 31>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret1_i1', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98) to 'rdc_mont' [110]  (3.44 ns)
	'store' operation ('store_ln185', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98) of variable 'call_ret1_i1', sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98 on array 'P_X_V' [111]  (2.32 ns)

 <State 32>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret_i3', sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98) to 'rdc_mont' [112]  (3.44 ns)
	'store' operation ('store_ln186', sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98) of variable 'call_ret_i3', sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98 on array 'P_X_V' [113]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
