#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10c2a70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10b5d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x10f8f70 .functor NOT 1, L_0x10f9e10, C4<0>, C4<0>, C4<0>;
L_0x10f9b70 .functor XOR 1, L_0x10f9a10, L_0x10f9ad0, C4<0>, C4<0>;
L_0x10f9d00 .functor XOR 1, L_0x10f9b70, L_0x10f9c30, C4<0>, C4<0>;
v0x10f82a0_0 .net *"_ivl_10", 0 0, L_0x10f9c30;  1 drivers
v0x10f83a0_0 .net *"_ivl_12", 0 0, L_0x10f9d00;  1 drivers
v0x10f8480_0 .net *"_ivl_2", 0 0, L_0x10f9950;  1 drivers
v0x10f8570_0 .net *"_ivl_4", 0 0, L_0x10f9a10;  1 drivers
v0x10f8650_0 .net *"_ivl_6", 0 0, L_0x10f9ad0;  1 drivers
v0x10f8780_0 .net *"_ivl_8", 0 0, L_0x10f9b70;  1 drivers
v0x10f8860_0 .var "clk", 0 0;
v0x10f8900_0 .var/2u "stats1", 159 0;
v0x10f89c0_0 .var/2u "strobe", 0 0;
v0x10f8b10_0 .net "tb_match", 0 0, L_0x10f9e10;  1 drivers
v0x10f8bd0_0 .net "tb_mismatch", 0 0, L_0x10f8f70;  1 drivers
v0x10f8c90_0 .net "x", 0 0, v0x10f6040_0;  1 drivers
v0x10f8d30_0 .net "y", 0 0, v0x10f6100_0;  1 drivers
v0x10f8dd0_0 .net "z_dut", 0 0, L_0x10f97f0;  1 drivers
v0x10f8ea0_0 .net "z_ref", 0 0, L_0x10f90e0;  1 drivers
L_0x10f9950 .concat [ 1 0 0 0], L_0x10f90e0;
L_0x10f9a10 .concat [ 1 0 0 0], L_0x10f90e0;
L_0x10f9ad0 .concat [ 1 0 0 0], L_0x10f97f0;
L_0x10f9c30 .concat [ 1 0 0 0], L_0x10f90e0;
L_0x10f9e10 .cmp/eeq 1, L_0x10f9950, L_0x10f9d00;
S_0x10cb420 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x10b5d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f9040 .functor NOT 1, v0x10f6100_0, C4<0>, C4<0>, C4<0>;
L_0x10f90e0 .functor OR 1, v0x10f6040_0, L_0x10f9040, C4<0>, C4<0>;
v0x10c3f50_0 .net *"_ivl_0", 0 0, L_0x10f9040;  1 drivers
v0x10c3ff0_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10c0800_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f5be0_0 .net "z", 0 0, L_0x10f90e0;  alias, 1 drivers
S_0x10f5d20 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x10b5d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x10f5f60_0 .net "clk", 0 0, v0x10f8860_0;  1 drivers
v0x10f6040_0 .var "x", 0 0;
v0x10f6100_0 .var "y", 0 0;
E_0x109f1d0 .event negedge, v0x10f5f60_0;
E_0x10a1650/0 .event negedge, v0x10f5f60_0;
E_0x10a1650/1 .event posedge, v0x10f5f60_0;
E_0x10a1650 .event/or E_0x10a1650/0, E_0x10a1650/1;
S_0x10f61a0 .scope module, "top_module1" "top_module" 3 76, 4 24 0, S_0x10b5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f9630 .functor OR 1, L_0x10f9340, v0x10f73e0_0, C4<0>, C4<0>;
L_0x10f9710 .functor AND 1, L_0x10f9500, v0x10f7890_0, C4<1>, C4<1>;
L_0x10f97f0 .functor XOR 1, L_0x10f9630, L_0x10f9710, C4<0>, C4<0>;
v0x10f79c0_0 .net "a1_out", 0 0, L_0x10f9340;  1 drivers
v0x10f7a90_0 .net "a2_out", 0 0, L_0x10f9500;  1 drivers
v0x10f7b60_0 .net "and_out", 0 0, L_0x10f9710;  1 drivers
v0x10f7c30_0 .net "b1_out", 0 0, v0x10f73e0_0;  1 drivers
v0x10f7d00_0 .net "b2_out", 0 0, v0x10f7890_0;  1 drivers
v0x10f7da0_0 .net "or_out", 0 0, L_0x10f9630;  1 drivers
v0x10f7e40_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10f7ee0_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f7f80_0 .net "z", 0 0, L_0x10f97f0;  alias, 1 drivers
S_0x10f6380 .scope module, "A1" "A" 4 32, 4 1 0, S_0x10f61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f92b0 .functor XOR 1, v0x10f6040_0, v0x10f6100_0, C4<0>, C4<0>;
L_0x10f9340 .functor AND 1, L_0x10f92b0, v0x10f6040_0, C4<1>, C4<1>;
v0x10f6580_0 .net *"_ivl_0", 0 0, L_0x10f92b0;  1 drivers
v0x10f6680_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10f6790_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f6880_0 .net "z", 0 0, L_0x10f9340;  alias, 1 drivers
S_0x10f6980 .scope module, "A2" "A" 4 38, 4 1 0, S_0x10f61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x10f9470 .functor XOR 1, v0x10f6040_0, v0x10f6100_0, C4<0>, C4<0>;
L_0x10f9500 .functor AND 1, L_0x10f9470, v0x10f6040_0, C4<1>, C4<1>;
v0x10f6bd0_0 .net *"_ivl_0", 0 0, L_0x10f9470;  1 drivers
v0x10f6cd0_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10f6d90_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f6e30_0 .net "z", 0 0, L_0x10f9500;  alias, 1 drivers
S_0x10f6f30 .scope module, "B1" "B" 4 44, 4 8 0, S_0x10f61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x10f71d0_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10f7290_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f73e0_0 .var "z", 0 0;
E_0x10a1790 .event anyedge, v0x10c3ff0_0, v0x10c0800_0;
S_0x10f7510 .scope module, "B2" "B" 4 50, 4 8 0, S_0x10f61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x10f7710_0 .net "x", 0 0, v0x10f6040_0;  alias, 1 drivers
v0x10f77d0_0 .net "y", 0 0, v0x10f6100_0;  alias, 1 drivers
v0x10f7890_0 .var "z", 0 0;
S_0x10f80f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x10b5d40;
 .timescale -12 -12;
E_0x10b29f0 .event anyedge, v0x10f89c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10f89c0_0;
    %nor/r;
    %assign/vec4 v0x10f89c0_0, 0;
    %wait E_0x10b29f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10f5d20;
T_1 ;
    %wait E_0x10a1650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x10f6100_0, 0;
    %assign/vec4 v0x10f6040_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10f5d20;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x109f1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x10f6f30;
T_3 ;
    %wait E_0x10a1790;
    %load/vec4 v0x10f71d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0x10f7290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10f73e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x10f71d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v0x10f7290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f73e0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x10f71d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.8, 4;
    %load/vec4 v0x10f7290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f73e0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x10f71d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.11, 4;
    %load/vec4 v0x10f7290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10f73e0_0, 0, 1;
T_3.9 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x10f7510;
T_4 ;
    %wait E_0x10a1790;
    %load/vec4 v0x10f7710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x10f77d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10f7890_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x10f7710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x10f77d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f7890_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x10f7710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.8, 4;
    %load/vec4 v0x10f77d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f7890_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x10f7710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x10f77d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10f7890_0, 0, 1;
T_4.9 ;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x10b5d40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f8860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10f89c0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x10b5d40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x10f8860_0;
    %inv;
    %store/vec4 v0x10f8860_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x10b5d40;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10f5f60_0, v0x10f8bd0_0, v0x10f8c90_0, v0x10f8d30_0, v0x10f8ea0_0, v0x10f8dd0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x10b5d40;
T_8 ;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x10b5d40;
T_9 ;
    %wait E_0x10a1650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f8900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f8900_0, 4, 32;
    %load/vec4 v0x10f8b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f8900_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10f8900_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f8900_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x10f8ea0_0;
    %load/vec4 v0x10f8ea0_0;
    %load/vec4 v0x10f8dd0_0;
    %xor;
    %load/vec4 v0x10f8ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f8900_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x10f8900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10f8900_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/mt2015_q4/iter0/response4/top_module.sv";
