// Seed: 4236872165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wand id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = -1 ==? 1'b0 | (-1);
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_6  = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire id_5, _id_6, id_7;
  logic [-1 : 1] id_8 = -1 >= id_8;
  assign id_1[1'd0] = id_4;
  wire [1 'b0 : 1] id_9;
  localparam id_10 = 1;
  initial id_4 = id_2;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_5,
      id_9,
      id_5,
      id_5,
      id_7
  );
  assign id_5 = id_1[~id_10 : id_6];
  logic id_11;
endmodule
