Username:  rollers
Date:      Thu Mar 14 08:29:20 EDT 2019
 
*** compiling ***
--- running ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test1.1 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 0 PC = 1
fetch3: IR = 0  AR = 1
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 1 PC = 1 DR = 0
fetch1: AR = 1 PC = 1
fetch2: DR = 255 PC = 2
fetch3: IR = 255  AR = 2
HALT instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 2 PC = 2 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test2.1 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 11 PC = 1
fetch3: IR = 11  AR = 1
CLAC instruction
AC = 0 ZCVN = 1000
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 1 PC = 1 DR = 11
fetch1: AR = 1 PC = 1
fetch2: DR = 3 PC = 2
fetch3: IR = 3  AR = 2
MVAC instruction
MVAC R = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 2 PC = 2 DR = 3
fetch1: AR = 2 PC = 2
fetch2: DR = 10 PC = 3
fetch3: IR = 10  AR = 3
INAC instruction
INAC AC = 1 ZCVN = 0000
Instruction execution complete: AC = 1 R = 0 ZCVN = 0000 AR = 3 PC = 3 DR = 10
fetch1: AR = 3 PC = 3
fetch2: DR = 3 PC = 4
fetch3: IR = 3  AR = 4
MVAC instruction
MVAC R = 1
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 4 PC = 4 DR = 3
fetch1: AR = 4 PC = 4
fetch2: DR = 10 PC = 5
fetch3: IR = 10  AR = 5
INAC instruction
INAC AC = 2 ZCVN = 0000
Instruction execution complete: AC = 2 R = 1 ZCVN = 0000 AR = 5 PC = 5 DR = 10
fetch1: AR = 5 PC = 5
fetch2: DR = 4 PC = 6
fetch3: IR = 4  AR = 6
MOVR instruction
MOVR AC = 1
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 6 PC = 6 DR = 4
fetch1: AR = 6 PC = 6
fetch2: DR = 255 PC = 7
fetch3: IR = 255  AR = 7
HALT instruction
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 7 PC = 7 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test2.2 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 11 PC = 1
fetch3: IR = 11  AR = 1
CLAC instruction
AC = 0 ZCVN = 1000
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 1 PC = 1 DR = 11
fetch1: AR = 1 PC = 1
fetch2: DR = 3 PC = 2
fetch3: IR = 3  AR = 2
MVAC instruction
MVAC R = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 2 PC = 2 DR = 3
fetch1: AR = 2 PC = 2
fetch2: DR = 4 PC = 3
fetch3: IR = 4  AR = 3
MOVR instruction
MOVR AC = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 3 PC = 3 DR = 4
fetch1: AR = 3 PC = 3
fetch2: DR = 10 PC = 4
fetch3: IR = 10  AR = 4
INAC instruction
INAC AC = 1 ZCVN = 0000
Instruction execution complete: AC = 1 R = 0 ZCVN = 0000 AR = 4 PC = 4 DR = 10
fetch1: AR = 4 PC = 4
fetch2: DR = 10 PC = 5
fetch3: IR = 10  AR = 5
INAC instruction
INAC AC = 2 ZCVN = 0000
Instruction execution complete: AC = 2 R = 0 ZCVN = 0000 AR = 5 PC = 5 DR = 10
fetch1: AR = 5 PC = 5
fetch2: DR = 3 PC = 6
fetch3: IR = 3  AR = 6
MVAC instruction
MVAC R = 2
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 6 PC = 6 DR = 3
fetch1: AR = 6 PC = 6
fetch2: DR = 4 PC = 7
fetch3: IR = 4  AR = 7
MOVR instruction
MOVR AC = 2
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 7 PC = 7 DR = 4
fetch1: AR = 7 PC = 7
fetch2: DR = 255 PC = 8
fetch3: IR = 255  AR = 8
HALT instruction
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 8 PC = 8 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test3.1 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 22 PC = 1
fetch3: IR = 22  AR = 1
MVI1: DR = 255 PC = 2 AR = 2
MVI2: AC = 255
Instruction execution complete: AC = 255 R = 0 ZCVN = 0000 AR = 2 PC = 2 DR = 255
fetch1: AR = 2 PC = 2
fetch2: DR = 3 PC = 3
fetch3: IR = 3  AR = 3
MVAC instruction
MVAC R = 255
Instruction execution complete: AC = 255 R = 255 ZCVN = 0000 AR = 3 PC = 3 DR = 3
fetch1: AR = 3 PC = 3
fetch2: DR = 10 PC = 4
fetch3: IR = 10  AR = 4
INAC instruction
INAC AC = 0 ZCVN = 1100
Instruction execution complete: AC = 0 R = 255 ZCVN = 1100 AR = 4 PC = 4 DR = 10
fetch1: AR = 4 PC = 4
fetch2: DR = 255 PC = 5
fetch3: IR = 255  AR = 5
HALT instruction
Instruction execution complete: AC = 0 R = 255 ZCVN = 1100 AR = 5 PC = 5 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test3.2 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 1 PC = 1
fetch3: IR = 1  AR = 1
LDAC instruction
LDAC1: DR = 0 PC = 2 AR = 2
LDAC2: TR = 0 DR = 7 AR = 2 PC = 3
LDAC3: AR = 7
LDAC4: DR = 127
LDAC5: AC = 127
Instruction execution complete: AC = 127 R = 0 ZCVN = 0000 AR = 7 PC = 3 DR = 127
fetch1: AR = 3 PC = 3
fetch2: DR = 10 PC = 4
fetch3: IR = 10  AR = 4
INAC instruction
INAC AC = 128 ZCVN = 0011
Instruction execution complete: AC = 128 R = 0 ZCVN = 0011 AR = 4 PC = 4 DR = 10
fetch1: AR = 4 PC = 4
fetch2: DR = 3 PC = 5
fetch3: IR = 3  AR = 5
MVAC instruction
MVAC R = 128
Instruction execution complete: AC = 128 R = 128 ZCVN = 0011 AR = 5 PC = 5 DR = 3
fetch1: AR = 5 PC = 5
fetch2: DR = 0 PC = 6
fetch3: IR = 0  AR = 6
NOP instruction
Instruction execution complete: AC = 128 R = 128 ZCVN = 0011 AR = 6 PC = 6 DR = 0
fetch1: AR = 6 PC = 6
fetch2: DR = 255 PC = 7
fetch3: IR = 255  AR = 7
HALT instruction
Instruction execution complete: AC = 128 R = 128 ZCVN = 0011 AR = 7 PC = 7 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test3.3 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 1 PC = 1
fetch3: IR = 1  AR = 1
LDAC instruction
LDAC1: DR = 0 PC = 2 AR = 2
LDAC2: TR = 0 DR = 9 AR = 2 PC = 3
LDAC3: AR = 9
LDAC4: DR = 254
LDAC5: AC = 254
Instruction execution complete: AC = 254 R = 0 ZCVN = 0000 AR = 9 PC = 3 DR = 254
fetch1: AR = 3 PC = 3
fetch2: DR = 10 PC = 4
fetch3: IR = 10  AR = 4
INAC instruction
INAC AC = 255 ZCVN = 0001
Instruction execution complete: AC = 255 R = 0 ZCVN = 0001 AR = 4 PC = 4 DR = 10
fetch1: AR = 4 PC = 4
fetch2: DR = 3 PC = 5
fetch3: IR = 3  AR = 5
MVAC instruction
MVAC R = 255
Instruction execution complete: AC = 255 R = 255 ZCVN = 0001 AR = 5 PC = 5 DR = 3
fetch1: AR = 5 PC = 5
fetch2: DR = 2 PC = 6
fetch3: IR = 2  AR = 6
STAC instruction
STAC1: DR = 0 PC = 7 AR = 7
STAC2: TR = 0 DR = 9 AR = 7 PC = 8
STAC3: AR = 9 M[AR] = 254
STAC4: AC = 255 M[AR] = 255
Instruction execution complete: AC = 255 R = 255 ZCVN = 0001 AR = 9 PC = 8 DR = 9
fetch1: AR = 8 PC = 8
fetch2: DR = 255 PC = 9
fetch3: IR = 255  AR = 9
HALT instruction
Instruction execution complete: AC = 255 R = 255 ZCVN = 0001 AR = 9 PC = 9 DR = 255
--- Running again ---
 

rscpu3 written by Seth Roller
This program will have the LDAC, STAC, and MOVI instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test3.4 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 22 PC = 1
fetch3: IR = 22  AR = 1
MVI1: DR = 128 PC = 2 AR = 2
MVI2: AC = 128
Instruction execution complete: AC = 128 R = 0 ZCVN = 0000 AR = 2 PC = 2 DR = 128
fetch1: AR = 2 PC = 2
fetch2: DR = 10 PC = 3
fetch3: IR = 10  AR = 3
INAC instruction
INAC AC = 129 ZCVN = 0001
Instruction execution complete: AC = 129 R = 0 ZCVN = 0001 AR = 3 PC = 3 DR = 10
fetch1: AR = 3 PC = 3
fetch2: DR = 255 PC = 4
fetch3: IR = 255  AR = 4
HALT instruction
Instruction execution complete: AC = 129 R = 0 ZCVN = 0001 AR = 4 PC = 4 DR = 255
