# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab04.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog xil_defaultlib  "../../../lab04.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "../../../lab04.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../lab04.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../lab04.srcs/sources_1/new/top.v"
verilog xil_defaultlib  "../../../lab04.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
