// Seed: 475282338
module module_0 (
    input uwire id_0,
    output tri id_1
    , id_17,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8
    , id_18,
    output uwire id_9,
    output uwire id_10,
    output wand id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri id_14,
    input uwire id_15
);
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    output tri0 id_7,
    input tri id_8,
    output wor id_9,
    input supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    output supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    output tri id_21,
    input tri0 id_22
    , id_26,
    input tri id_23,
    input wire id_24
);
  wire id_27;
  assign id_21 = id_17;
  module_0(
      id_0,
      id_11,
      id_14,
      id_11,
      id_17,
      id_19,
      id_11,
      id_24,
      id_20,
      id_7,
      id_20,
      id_1,
      id_1,
      id_2,
      id_2,
      id_24
  );
  assign id_26 = 1;
endmodule
