18:23:51 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
18:23:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
18:23:56 INFO  : Registering command handlers for Vitis TCF services
18:23:58 INFO  : Platform repository initialization has completed.
18:23:59 INFO  : XSCT server has started successfully.
18:23:59 INFO  : plnx-install-location is set to ''
18:24:00 INFO  : Successfully done setting XSCT server connection channel  
18:24:00 INFO  : Successfully done query RDI_DATADIR 
18:24:00 INFO  : Successfully done setting workspace for the tool. 
18:24:59 INFO  : Result from executing command 'getProjects': ModuleTop
18:24:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:25:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:25:01 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:25:11 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:26:12 INFO  : Result from executing command 'getProjects': ModuleTop
18:26:12 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:26:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:27:36 INFO  : 'jtag frequency' command is executed.
18:27:36 INFO  : Context for 'APU' is selected.
18:27:36 INFO  : System reset is completed.
18:27:39 INFO  : 'after 3000' command is executed.
18:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:27:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:27:42 INFO  : 'ps7_init' command is executed.
18:27:42 INFO  : 'ps7_post_config' command is executed.
18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : 'con' command is executed.
18:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:28:51 INFO  : Disconnected from the channel tcfchan#3.
18:38:17 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:38:40 INFO  : Result from executing command 'getProjects': ModuleTop
18:38:40 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:38:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:38:49 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:38:49 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:38:55 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:39:15 INFO  : XRT server has started successfully on port '4355'
18:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:39:16 INFO  : 'jtag frequency' command is executed.
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : System reset is completed.
18:39:19 INFO  : 'after 3000' command is executed.
18:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:39:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:39:22 INFO  : 'ps7_init' command is executed.
18:39:22 INFO  : 'ps7_post_config' command is executed.
18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : 'con' command is executed.
18:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:40:50 INFO  : Disconnected from the channel tcfchan#6.
11:47:44 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:47:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:47:48 INFO  : XSCT server has started successfully.
11:47:48 INFO  : plnx-install-location is set to ''
11:47:48 INFO  : Successfully done setting XSCT server connection channel  
11:47:48 INFO  : Successfully done query RDI_DATADIR 
11:47:49 INFO  : Successfully done setting workspace for the tool. 
11:47:49 INFO  : Registering command handlers for Vitis TCF services
11:47:50 INFO  : Platform repository initialization has completed.
11:48:29 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:48:45 INFO  : Result from executing command 'getProjects': ModuleTop
11:48:45 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:48:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:48:53 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:48:53 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:48:59 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:49:23 INFO  : XRT server has started successfully on port '4352'
11:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:24 INFO  : 'jtag frequency' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:24 INFO  : System reset is completed.
11:49:27 INFO  : 'after 3000' command is executed.
11:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:30 INFO  : 'ps7_init' command is executed.
11:49:30 INFO  : 'ps7_post_config' command is executed.
11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : 'con' command is executed.
11:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:56:07 INFO  : Disconnected from the channel tcfchan#3.
11:56:24 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:56:51 INFO  : Result from executing command 'getProjects': ModuleTop
11:56:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:56:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:56:59 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:56:59 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:57:05 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:57:21 INFO  : 'jtag frequency' command is executed.
11:57:21 INFO  : Context for 'APU' is selected.
11:57:21 INFO  : System reset is completed.
11:57:24 INFO  : 'after 3000' command is executed.
11:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:57:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:57:26 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:27 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:57:27 INFO  : 'ps7_init' command is executed.
11:57:27 INFO  : 'ps7_post_config' command is executed.
11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : 'con' command is executed.
11:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:00:06 INFO  : Disconnected from the channel tcfchan#6.
12:25:39 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
12:25:51 INFO  : Result from executing command 'getProjects': ModuleTop
12:25:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:25:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:00 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
12:26:00 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:26:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
12:26:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:26:57 INFO  : 'jtag frequency' command is executed.
12:26:57 INFO  : Context for 'APU' is selected.
12:26:57 INFO  : System reset is completed.
12:27:00 INFO  : 'after 3000' command is executed.
12:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:27:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:27:03 INFO  : 'ps7_init' command is executed.
12:27:03 INFO  : 'ps7_post_config' command is executed.
12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : 'con' command is executed.
12:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
