0.6
2019.2
Nov  6 2019
21:57:16
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr_sim_netlist.v,1751440687,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_sim_netlist.v,,axi_ddr;axi_ddr_axi_ddr_mig;axi_ddr_mig_7series_v4_2_arb_mux;axi_ddr_mig_7series_v4_2_arb_row_col;axi_ddr_mig_7series_v4_2_arb_select;axi_ddr_mig_7series_v4_2_axi_mc;axi_ddr_mig_7series_v4_2_axi_mc_ar_channel;axi_ddr_mig_7series_v4_2_axi_mc_aw_channel;axi_ddr_mig_7series_v4_2_axi_mc_b_channel;axi_ddr_mig_7series_v4_2_axi_mc_cmd_arbiter;axi_ddr_mig_7series_v4_2_axi_mc_cmd_fsm;axi_ddr_mig_7series_v4_2_axi_mc_cmd_translator;axi_ddr_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0;axi_ddr_mig_7series_v4_2_axi_mc_fifo;axi_ddr_mig_7series_v4_2_axi_mc_fifo__parameterized0;axi_ddr_mig_7series_v4_2_axi_mc_fifo__parameterized1;axi_ddr_mig_7series_v4_2_axi_mc_incr_cmd;axi_ddr_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0;axi_ddr_mig_7series_v4_2_axi_mc_r_channel;axi_ddr_mig_7series_v4_2_axi_mc_w_channel;axi_ddr_mig_7series_v4_2_axi_mc_wr_cmd_fsm;axi_ddr_mig_7series_v4_2_axi_mc_wrap_cmd;axi_ddr_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0;axi_ddr_mig_7series_v4_2_bank_cntrl;axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized0;axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized1;axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized2;axi_ddr_mig_7series_v4_2_bank_common;axi_ddr_mig_7series_v4_2_bank_compare;axi_ddr_mig_7series_v4_2_bank_compare_0;axi_ddr_mig_7series_v4_2_bank_compare_1;axi_ddr_mig_7series_v4_2_bank_compare_2;axi_ddr_mig_7series_v4_2_bank_mach;axi_ddr_mig_7series_v4_2_bank_queue;axi_ddr_mig_7series_v4_2_bank_queue__parameterized0;axi_ddr_mig_7series_v4_2_bank_queue__parameterized1;axi_ddr_mig_7series_v4_2_bank_queue__parameterized2;axi_ddr_mig_7series_v4_2_bank_state;axi_ddr_mig_7series_v4_2_bank_state__parameterized0;axi_ddr_mig_7series_v4_2_bank_state__parameterized1;axi_ddr_mig_7series_v4_2_bank_state__parameterized2;axi_ddr_mig_7series_v4_2_clk_ibuf;axi_ddr_mig_7series_v4_2_col_mach;axi_ddr_mig_7series_v4_2_ddr_byte_group_io;axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized0;axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized1;axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized2;axi_ddr_mig_7series_v4_2_ddr_byte_lane;axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized0;axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized1;axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized2;axi_ddr_mig_7series_v4_2_ddr_calib_top;axi_ddr_mig_7series_v4_2_ddr_if_post_fifo;axi_ddr_mig_7series_v4_2_ddr_if_post_fifo_6;axi_ddr_mig_7series_v4_2_ddr_mc_phy;axi_ddr_mig_7series_v4_2_ddr_mc_phy_wrapper;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8;axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9;axi_ddr_mig_7series_v4_2_ddr_phy_4lanes;axi_ddr_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay;axi_ddr_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr;axi_ddr_mig_7series_v4_2_ddr_phy_init;axi_ddr_mig_7series_v4_2_ddr_phy_rdlvl;axi_ddr_mig_7series_v4_2_ddr_phy_tempmon;axi_ddr_mig_7series_v4_2_ddr_phy_top;axi_ddr_mig_7series_v4_2_ddr_phy_wrcal;axi_ddr_mig_7series_v4_2_ddr_phy_wrlvl;axi_ddr_mig_7series_v4_2_infrastructure;axi_ddr_mig_7series_v4_2_iodelay_ctrl;axi_ddr_mig_7series_v4_2_mc;axi_ddr_mig_7series_v4_2_mem_intfc;axi_ddr_mig_7series_v4_2_memc_ui_top_axi;axi_ddr_mig_7series_v4_2_rank_cntrl;axi_ddr_mig_7series_v4_2_rank_common;axi_ddr_mig_7series_v4_2_rank_mach;axi_ddr_mig_7series_v4_2_round_robin_arb;axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1;axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1_3;axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1_4;axi_ddr_mig_7series_v4_2_tempmon;axi_ddr_mig_7series_v4_2_ui_cmd;axi_ddr_mig_7series_v4_2_ui_rd_data;axi_ddr_mig_7series_v4_2_ui_top;axi_ddr_mig_7series_v4_2_ui_wr_data,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/buf_fifo/buf_fifo_sim_netlist.v,1751440681,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_sim_netlist.v,,buf_fifo;buf_fifo_clk_x_pntrs;buf_fifo_compare;buf_fifo_compare_0;buf_fifo_compare_1;buf_fifo_compare_2;buf_fifo_dmem;buf_fifo_fifo_generator_ramfifo;buf_fifo_fifo_generator_top;buf_fifo_fifo_generator_v13_2_5;buf_fifo_fifo_generator_v13_2_5_synth;buf_fifo_memory;buf_fifo_rd_bin_cntr;buf_fifo_rd_dc_as;buf_fifo_rd_logic;buf_fifo_rd_status_flags_as;buf_fifo_reset_blk_ramfifo;buf_fifo_wr_bin_cntr;buf_fifo_wr_logic;buf_fifo_wr_status_flags_as;buf_fifo_xpm_cdc_gray;buf_fifo_xpm_cdc_gray__2,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1751440581,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v,1751440581,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,clk_wiz_1;clk_wiz_1_clk_wiz_1_clk_wiz,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_sim_netlist.v,1751440720,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr_sim_netlist.v,,eth_dcfifo;eth_dcfifo_bindec;eth_dcfifo_bindec_0;eth_dcfifo_blk_mem_gen_generic_cstr;eth_dcfifo_blk_mem_gen_mux__parameterized0;eth_dcfifo_blk_mem_gen_prim_width;eth_dcfifo_blk_mem_gen_prim_width__parameterized0;eth_dcfifo_blk_mem_gen_prim_wrapper;eth_dcfifo_blk_mem_gen_prim_wrapper__parameterized0;eth_dcfifo_blk_mem_gen_top;eth_dcfifo_blk_mem_gen_v8_4_4;eth_dcfifo_blk_mem_gen_v8_4_4_synth;eth_dcfifo_clk_x_pntrs;eth_dcfifo_compare;eth_dcfifo_compare_2;eth_dcfifo_compare__parameterized0;eth_dcfifo_compare__parameterized0_1;eth_dcfifo_fifo_generator_ramfifo;eth_dcfifo_fifo_generator_top;eth_dcfifo_fifo_generator_v13_2_5;eth_dcfifo_fifo_generator_v13_2_5_synth;eth_dcfifo_memory;eth_dcfifo_rd_bin_cntr;eth_dcfifo_rd_dc_as;eth_dcfifo_rd_fwft;eth_dcfifo_rd_logic;eth_dcfifo_rd_status_flags_as;eth_dcfifo_reset_blk_ramfifo;eth_dcfifo_wr_bin_cntr;eth_dcfifo_wr_dc_as;eth_dcfifo_wr_logic;eth_dcfifo_wr_status_flags_as;eth_dcfifo_xpm_cdc_async_rst;eth_dcfifo_xpm_cdc_async_rst__1;eth_dcfifo_xpm_cdc_gray;eth_dcfifo_xpm_cdc_gray__parameterized1;eth_dcfifo_xpm_cdc_single;eth_dcfifo_xpm_cdc_single__2,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/float_to_q6_10/float_to_q6_10_sim_netlist.v,1751440675,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/uint32_to_float/uint32_to_float_sim_netlist.v,,float_to_q6_10;float_to_q6_10_carry_chain__parameterized0;float_to_q6_10_carry_chain__parameterized1;float_to_q6_10_compare_eq_im__parameterized0;float_to_q6_10_delay;float_to_q6_10_delay_0;float_to_q6_10_delay_1;float_to_q6_10_delay_3;float_to_q6_10_delay__parameterized0;float_to_q6_10_delay__parameterized10;float_to_q6_10_delay__parameterized10_18;float_to_q6_10_delay__parameterized11;float_to_q6_10_delay__parameterized13;float_to_q6_10_delay__parameterized15;float_to_q6_10_delay__parameterized3;float_to_q6_10_delay__parameterized3_8;float_to_q6_10_delay__parameterized4;float_to_q6_10_delay__parameterized4_22;float_to_q6_10_delay__parameterized5;float_to_q6_10_delay__parameterized6;float_to_q6_10_delay__parameterized6_2;float_to_q6_10_delay__parameterized9;float_to_q6_10_delay__parameterized9_11;float_to_q6_10_delay__parameterized9_12;float_to_q6_10_delay__parameterized9_13;float_to_q6_10_delay__parameterized9_16;float_to_q6_10_delay__parameterized9_17;float_to_q6_10_delay_s;float_to_q6_10_delay_s_4;float_to_q6_10_floating_point_v7_1_9;float_to_q6_10_floating_point_v7_1_9_viv;float_to_q6_10_flt_to_fix_conv;float_to_q6_10_shift_msb_first;float_to_q6_10_special_detect;float_to_q6_10_xbip_pipe_v3_0_6_viv;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized11;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized11_23;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized13;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized15;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized15_6;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_10;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_5;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_7;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_14;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_15;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_20;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_21;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_24;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized23;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized23_19;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized25;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized27;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized3;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized31;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized9;float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized9_9;float_to_q6_10_zero_det_sel,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_sim_netlist.v,1751440719,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_sim_netlist.v,,rd_fifo;rd_fifo_blk_mem_gen_generic_cstr;rd_fifo_blk_mem_gen_prim_width;rd_fifo_blk_mem_gen_prim_width__parameterized0;rd_fifo_blk_mem_gen_prim_wrapper;rd_fifo_blk_mem_gen_prim_wrapper__parameterized0;rd_fifo_blk_mem_gen_top;rd_fifo_blk_mem_gen_v8_4_4;rd_fifo_blk_mem_gen_v8_4_4_synth;rd_fifo_clk_x_pntrs;rd_fifo_compare;rd_fifo_compare_2;rd_fifo_compare__parameterized0;rd_fifo_compare__parameterized0_0;rd_fifo_compare__parameterized0_1;rd_fifo_fifo_generator_ramfifo;rd_fifo_fifo_generator_top;rd_fifo_fifo_generator_v13_2_5;rd_fifo_fifo_generator_v13_2_5_synth;rd_fifo_memory;rd_fifo_rd_bin_cntr;rd_fifo_rd_dc_as;rd_fifo_rd_fwft;rd_fifo_rd_logic;rd_fifo_rd_status_flags_as;rd_fifo_reset_blk_ramfifo;rd_fifo_wr_bin_cntr;rd_fifo_wr_dc_as;rd_fifo_wr_logic;rd_fifo_wr_status_flags_as;rd_fifo_xpm_cdc_gray;rd_fifo_xpm_cdc_gray__parameterized1,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/uint32_to_float/uint32_to_float_sim_netlist.v,1751440676,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/buf_fifo/buf_fifo_sim_netlist.v,,uint32_to_float;uint32_to_float_carry_chain;uint32_to_float_carry_chain_8;uint32_to_float_carry_chain__parameterized0;uint32_to_float_carry_chain__parameterized1;uint32_to_float_carry_chain__parameterized2;uint32_to_float_delay;uint32_to_float_delay_2;uint32_to_float_delay_3;uint32_to_float_delay__parameterized13;uint32_to_float_delay__parameterized18;uint32_to_float_delay__parameterized18_0;uint32_to_float_delay__parameterized2;uint32_to_float_delay__parameterized21;uint32_to_float_delay__parameterized3;uint32_to_float_delay__parameterized3_13;uint32_to_float_delay__parameterized3_15;uint32_to_float_delay__parameterized4;uint32_to_float_delay__parameterized5;uint32_to_float_delay__parameterized5_11;uint32_to_float_delay__parameterized5_9;uint32_to_float_delay__parameterized6;uint32_to_float_delay__parameterized7;uint32_to_float_fix_to_flt_conv;uint32_to_float_fix_to_flt_conv_exp;uint32_to_float_floating_point_v7_1_9;uint32_to_float_floating_point_v7_1_9_viv;uint32_to_float_flt_dec_op;uint32_to_float_flt_round_bit;uint32_to_float_lead_zero_encode;uint32_to_float_mux4;uint32_to_float_mux4_6;uint32_to_float_mux4__parameterized0;uint32_to_float_mux4__parameterized0_7;uint32_to_float_norm_zero_det;uint32_to_float_renorm_and_round_logic;uint32_to_float_shift_msb_first;uint32_to_float_xbip_pipe_v3_0_6_viv;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized11;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13_10;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13_12;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized15;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized17;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1_4;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1_5;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized27;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized35;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized35_1;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized39;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized7;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9_14;uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9_16,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/weight1_bram_4/weight1_bram_4_sim_netlist.v,1751440620,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_3/weight1_bram_3_sim_netlist.v,,weight1_bram_4;weight1_bram_4_bindec;weight1_bram_4_blk_mem_gen_generic_cstr;weight1_bram_4_blk_mem_gen_mux;weight1_bram_4_blk_mem_gen_prim_width;weight1_bram_4_blk_mem_gen_prim_width__parameterized0;weight1_bram_4_blk_mem_gen_prim_width__parameterized1;weight1_bram_4_blk_mem_gen_prim_width__parameterized2;weight1_bram_4_blk_mem_gen_prim_width__parameterized3;weight1_bram_4_blk_mem_gen_prim_width__parameterized4;weight1_bram_4_blk_mem_gen_prim_width__parameterized5;weight1_bram_4_blk_mem_gen_prim_width__parameterized6;weight1_bram_4_blk_mem_gen_prim_wrapper_init;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5;weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6;weight1_bram_4_blk_mem_gen_top;weight1_bram_4_blk_mem_gen_v8_4_4;weight1_bram_4_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_sim_netlist.v,1751440699,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v,,wr_fifo;wr_fifo_blk_mem_gen_generic_cstr;wr_fifo_blk_mem_gen_prim_width;wr_fifo_blk_mem_gen_prim_width__parameterized0;wr_fifo_blk_mem_gen_prim_wrapper;wr_fifo_blk_mem_gen_prim_wrapper__parameterized0;wr_fifo_blk_mem_gen_top;wr_fifo_blk_mem_gen_v8_4_4;wr_fifo_blk_mem_gen_v8_4_4_synth;wr_fifo_clk_x_pntrs;wr_fifo_compare;wr_fifo_compare_2;wr_fifo_compare__parameterized0;wr_fifo_compare__parameterized0_0;wr_fifo_compare__parameterized0_1;wr_fifo_fifo_generator_ramfifo;wr_fifo_fifo_generator_top;wr_fifo_fifo_generator_v13_2_5;wr_fifo_fifo_generator_v13_2_5_synth;wr_fifo_memory;wr_fifo_rd_bin_cntr;wr_fifo_rd_dc_as;wr_fifo_rd_fwft;wr_fifo_rd_logic;wr_fifo_rd_status_flags_as;wr_fifo_reset_blk_ramfifo;wr_fifo_wr_bin_cntr;wr_fifo_wr_dc_as;wr_fifo_wr_logic;wr_fifo_wr_status_flags_as;wr_fifo_xpm_cdc_gray;wr_fifo_xpm_cdc_gray__parameterized1,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ctrl.v,1746453906,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v,,axi_ctrl,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v,1746453929,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_read.v,,axi_ddr_top,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_read.v,1739539120,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_write.v,,axi_master_read,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_write.v,1746453939,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/bin_2_bcd.v,,axi_master_write,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/digit_rom_64x32.v,1747137743,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/encode.v,,digit_rom_64x32,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/front_show.v,1747136554,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/gmii_to_rgmii.v,,front_show,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/disp_parameter_cfg.v,1747054319,verilog,,,,,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/encode.v,1739118174,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_send.v,,encode,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/hdmi_ctrl.v,1739123226,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/i2c_ctrl.v,,hdmi_ctrl,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/par2ser.v,1739122104,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/pretreatment.v,,par2ser,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/top_hdmi.v,1740475896,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/vga_timing_ctrl.v,,top_hdmi,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/vga_timing_ctrl.v,1746804722,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/video_stream_process.v,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/disp_parameter_cfg.v,vga_timing_ctrl,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/exp/exp_sim_netlist.v,1751440672,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fixed_to_float/fixed_to_float_sim_netlist.v,,exp;exp_carry_chain;exp_carry_chain_2;exp_carry_chain__parameterized1;exp_carry_chain__parameterized2;exp_carry_chain__parameterized3;exp_carry_chain__parameterized3_0;exp_carry_chain__parameterized4;exp_compare_eq_im__parameterized0;exp_compare_eq_im__parameterized1;exp_compare_gt;exp_compare_gt_1;exp_compare_gt__parameterized0;exp_compare_ne_im;exp_delay;exp_delay__parameterized0;exp_delay__parameterized0_12;exp_delay__parameterized0_13;exp_delay__parameterized0_5;exp_delay__parameterized1;exp_delay__parameterized10;exp_delay__parameterized11;exp_delay__parameterized11_10;exp_delay__parameterized14;exp_delay__parameterized14_16;exp_delay__parameterized14_18;exp_delay__parameterized15;exp_delay__parameterized15_17;exp_delay__parameterized15_23;exp_delay__parameterized15_32;exp_delay__parameterized16;exp_delay__parameterized16_25;exp_delay__parameterized17;exp_delay__parameterized17_21;exp_delay__parameterized17_22;exp_delay__parameterized17_24;exp_delay__parameterized1_3;exp_delay__parameterized20;exp_delay__parameterized22;exp_delay__parameterized23;exp_delay__parameterized3;exp_delay__parameterized31;exp_delay__parameterized32;exp_delay__parameterized33;exp_delay__parameterized34;exp_delay__parameterized35;exp_delay__parameterized36;exp_delay__parameterized37;exp_delay__parameterized39;exp_delay__parameterized4;exp_delay__parameterized41;exp_delay__parameterized45;exp_delay__parameterized49;exp_delay__parameterized5;exp_delay__parameterized50;exp_delay__parameterized53;exp_delay__parameterized5_33;exp_delay__parameterized5_40;exp_delay__parameterized5_8;exp_delay__parameterized6;exp_delay__parameterized6_9;exp_delay__parameterized8;exp_delay__parameterized9;exp_delay_s;exp_delay_s__parameterized0;exp_dsp48e1_wrapper;exp_dsp48e1_wrapper_39;exp_dsp48e1_wrapper_42;exp_dsp48e1_wrapper_44;exp_dsp48e1_wrapper_45;exp_dsp48e1_wrapper__parameterized0;exp_dsp48e1_wrapper__parameterized1;exp_floating_point_v7_1_9;exp_floating_point_v7_1_9_viv;exp_flt_exp;exp_flt_exp_ccm;exp_flt_exp_ccm__parameterized0;exp_flt_exp_e2A;exp_flt_exp_e2zmzm1;exp_flt_exp_recomb;exp_flt_exp_specialcase;exp_flt_log_addsub;exp_flt_log_addsub_38;exp_flt_log_addsub__parameterized0;exp_flt_log_addsub__parameterized0_41;exp_flt_log_addsub__parameterized1;exp_flt_log_addsub__parameterized2;exp_flt_round_bit;exp_flt_to_fix_conv;exp_renorm_and_round_logic;exp_shift_msb_first;exp_special_detect;exp_special_detect__parameterized0;exp_xbip_pipe_v3_0_6_viv;exp_xbip_pipe_v3_0_6_viv__parameterized1;exp_xbip_pipe_v3_0_6_viv__parameterized11;exp_xbip_pipe_v3_0_6_viv__parameterized11_34;exp_xbip_pipe_v3_0_6_viv__parameterized11_36;exp_xbip_pipe_v3_0_6_viv__parameterized11_43;exp_xbip_pipe_v3_0_6_viv__parameterized13;exp_xbip_pipe_v3_0_6_viv__parameterized13_31;exp_xbip_pipe_v3_0_6_viv__parameterized17;exp_xbip_pipe_v3_0_6_viv__parameterized17_46;exp_xbip_pipe_v3_0_6_viv__parameterized19;exp_xbip_pipe_v3_0_6_viv__parameterized1_14;exp_xbip_pipe_v3_0_6_viv__parameterized1_15;exp_xbip_pipe_v3_0_6_viv__parameterized1_6;exp_xbip_pipe_v3_0_6_viv__parameterized1_7;exp_xbip_pipe_v3_0_6_viv__parameterized21;exp_xbip_pipe_v3_0_6_viv__parameterized23;exp_xbip_pipe_v3_0_6_viv__parameterized23_11;exp_xbip_pipe_v3_0_6_viv__parameterized29;exp_xbip_pipe_v3_0_6_viv__parameterized29_19;exp_xbip_pipe_v3_0_6_viv__parameterized29_20;exp_xbip_pipe_v3_0_6_viv__parameterized3;exp_xbip_pipe_v3_0_6_viv__parameterized31;exp_xbip_pipe_v3_0_6_viv__parameterized31_28;exp_xbip_pipe_v3_0_6_viv__parameterized31_35;exp_xbip_pipe_v3_0_6_viv__parameterized31_37;exp_xbip_pipe_v3_0_6_viv__parameterized33;exp_xbip_pipe_v3_0_6_viv__parameterized33_26;exp_xbip_pipe_v3_0_6_viv__parameterized35;exp_xbip_pipe_v3_0_6_viv__parameterized35_27;exp_xbip_pipe_v3_0_6_viv__parameterized35_29;exp_xbip_pipe_v3_0_6_viv__parameterized35_30;exp_xbip_pipe_v3_0_6_viv__parameterized39;exp_xbip_pipe_v3_0_6_viv__parameterized3_4;exp_xbip_pipe_v3_0_6_viv__parameterized43;exp_xbip_pipe_v3_0_6_viv__parameterized45;exp_xbip_pipe_v3_0_6_viv__parameterized59;exp_xbip_pipe_v3_0_6_viv__parameterized61;exp_xbip_pipe_v3_0_6_viv__parameterized63;exp_xbip_pipe_v3_0_6_viv__parameterized65;exp_xbip_pipe_v3_0_6_viv__parameterized67;exp_xbip_pipe_v3_0_6_viv__parameterized69;exp_xbip_pipe_v3_0_6_viv__parameterized7;exp_xbip_pipe_v3_0_6_viv__parameterized73;exp_xbip_pipe_v3_0_6_viv__parameterized77;exp_xbip_pipe_v3_0_6_viv__parameterized85;exp_xbip_pipe_v3_0_6_viv__parameterized9;exp_xbip_pipe_v3_0_6_viv__parameterized93;exp_xbip_pipe_v3_0_6_viv__parameterized95;exp_xbip_pipe_v3_0_6_viv__parameterized97;exp_zero_det_sel,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fcnn_fifo/fcnn_fifo_sim_netlist.v,1751440595,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/weight1_bram_4/weight1_bram_4_sim_netlist.v,,fcnn_fifo;fcnn_fifo_compare;fcnn_fifo_compare_0;fcnn_fifo_compare_1;fcnn_fifo_compare_2;fcnn_fifo_dc_ss;fcnn_fifo_dmem;fcnn_fifo_fifo_generator_ramfifo;fcnn_fifo_fifo_generator_top;fcnn_fifo_fifo_generator_v13_2_5;fcnn_fifo_fifo_generator_v13_2_5_synth;fcnn_fifo_memory;fcnn_fifo_rd_bin_cntr;fcnn_fifo_rd_logic;fcnn_fifo_rd_status_flags_ss;fcnn_fifo_reset_blk_ramfifo;fcnn_fifo_updn_cntr;fcnn_fifo_wr_bin_cntr;fcnn_fifo_wr_logic;fcnn_fifo_wr_status_flags_ss,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fixed_to_float/fixed_to_float_sim_netlist.v,1751440588,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_1/weight2_bram_1_sim_netlist.v,,fixed_to_float;fixed_to_float_axi_slave_2to1;fixed_to_float_carry_chain;fixed_to_float_carry_chain__parameterized0;fixed_to_float_carry_chain__parameterized0_6;fixed_to_float_carry_chain__parameterized1;fixed_to_float_carry_chain__parameterized2;fixed_to_float_carry_chain__parameterized3;fixed_to_float_delay__parameterized1;fixed_to_float_delay__parameterized14;fixed_to_float_delay__parameterized18;fixed_to_float_delay__parameterized18_0;fixed_to_float_delay__parameterized2;fixed_to_float_delay__parameterized21;fixed_to_float_delay__parameterized22;fixed_to_float_delay__parameterized2_2;fixed_to_float_delay__parameterized2_3;fixed_to_float_delay__parameterized5;fixed_to_float_delay__parameterized6;fixed_to_float_delay__parameterized7;fixed_to_float_delay__parameterized8;fixed_to_float_fix_to_flt_conv;fixed_to_float_fix_to_flt_conv_exp;fixed_to_float_floating_point_v7_1_9;fixed_to_float_floating_point_v7_1_9_viv;fixed_to_float_flt_dec_op;fixed_to_float_flt_round_bit;fixed_to_float_lead_zero_encode;fixed_to_float_mux4;fixed_to_float_mux4__parameterized0;fixed_to_float_renorm_and_round_logic;fixed_to_float_shift_msb_first;fixed_to_float_xbip_pipe_v3_0_6_viv;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized11;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized13;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized15;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized17;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized27;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized33;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized33_1;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized37;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized39;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_4;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_5;fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_7,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_accum/float_accum_sim_netlist.v,1751440663,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/exp/exp_sim_netlist.v,,float_accum;float_accum_carry_chain__parameterized0;float_accum_carry_chain__parameterized1;float_accum_carry_chain__parameterized10;float_accum_carry_chain__parameterized10_30;float_accum_carry_chain__parameterized10_31;float_accum_carry_chain__parameterized10_32;float_accum_carry_chain__parameterized10_33;float_accum_carry_chain__parameterized10_34;float_accum_carry_chain__parameterized10_35;float_accum_carry_chain__parameterized10_40;float_accum_carry_chain__parameterized10_41;float_accum_carry_chain__parameterized10_42;float_accum_carry_chain__parameterized10_43;float_accum_carry_chain__parameterized10_44;float_accum_carry_chain__parameterized10_45;float_accum_carry_chain__parameterized11;float_accum_carry_chain__parameterized11_49;float_accum_carry_chain__parameterized12;float_accum_carry_chain__parameterized12_50;float_accum_carry_chain__parameterized12_51;float_accum_carry_chain__parameterized12_52;float_accum_carry_chain__parameterized12_53;float_accum_carry_chain__parameterized12_54;float_accum_carry_chain__parameterized13;float_accum_carry_chain__parameterized14;float_accum_carry_chain__parameterized1_107;float_accum_carry_chain__parameterized1_108;float_accum_carry_chain__parameterized1_85;float_accum_carry_chain__parameterized2;float_accum_carry_chain__parameterized2_109;float_accum_carry_chain__parameterized2_110;float_accum_carry_chain__parameterized2_111;float_accum_carry_chain__parameterized2_112;float_accum_carry_chain__parameterized2_113;float_accum_carry_chain__parameterized2_114;float_accum_carry_chain__parameterized2_86;float_accum_carry_chain__parameterized2_87;float_accum_carry_chain__parameterized2_88;float_accum_carry_chain__parameterized2_89;float_accum_carry_chain__parameterized2_90;float_accum_carry_chain__parameterized3;float_accum_carry_chain__parameterized3_141;float_accum_carry_chain__parameterized4;float_accum_carry_chain__parameterized4_142;float_accum_carry_chain__parameterized4_143;float_accum_carry_chain__parameterized4_144;float_accum_carry_chain__parameterized4_145;float_accum_carry_chain__parameterized4_146;float_accum_carry_chain__parameterized4_147;float_accum_carry_chain__parameterized5;float_accum_carry_chain__parameterized5_133;float_accum_carry_chain__parameterized5_134;float_accum_carry_chain__parameterized5_135;float_accum_carry_chain__parameterized5_136;float_accum_carry_chain__parameterized5_137;float_accum_carry_chain__parameterized5_139;float_accum_carry_chain__parameterized6;float_accum_carry_chain__parameterized7;float_accum_carry_chain__parameterized8;float_accum_carry_chain__parameterized9;float_accum_carry_chain__parameterized9_29;float_accum_compare_eq;float_accum_compare_eq_im__parameterized0;float_accum_compare_eq_im__parameterized1;float_accum_compare_eq_im__parameterized2;float_accum_compare_gt;float_accum_delay;float_accum_delay__parameterized0;float_accum_delay__parameterized1;float_accum_delay__parameterized10;float_accum_delay__parameterized10_64;float_accum_delay__parameterized12;float_accum_delay__parameterized12_70;float_accum_delay__parameterized12_72;float_accum_delay__parameterized13;float_accum_delay__parameterized13_48;float_accum_delay__parameterized13_71;float_accum_delay__parameterized14;float_accum_delay__parameterized14_140;float_accum_delay__parameterized14_73;float_accum_delay__parameterized15;float_accum_delay__parameterized16;float_accum_delay__parameterized17;float_accum_delay__parameterized18;float_accum_delay__parameterized19;float_accum_delay__parameterized19_2;float_accum_delay__parameterized1_11;float_accum_delay__parameterized1_12;float_accum_delay__parameterized2;float_accum_delay__parameterized20;float_accum_delay__parameterized28;float_accum_delay__parameterized28_103;float_accum_delay__parameterized28_105;float_accum_delay__parameterized28_129;float_accum_delay__parameterized28_131;float_accum_delay__parameterized2_3;float_accum_delay__parameterized3;float_accum_delay__parameterized31;float_accum_delay__parameterized31_115;float_accum_delay__parameterized31_148;float_accum_delay__parameterized32;float_accum_delay__parameterized32_101;float_accum_delay__parameterized32_117;float_accum_delay__parameterized32_119;float_accum_delay__parameterized32_121;float_accum_delay__parameterized32_123;float_accum_delay__parameterized32_125;float_accum_delay__parameterized32_127;float_accum_delay__parameterized32_151;float_accum_delay__parameterized32_154;float_accum_delay__parameterized32_156;float_accum_delay__parameterized32_158;float_accum_delay__parameterized32_160;float_accum_delay__parameterized32_162;float_accum_delay__parameterized32_164;float_accum_delay__parameterized32_37;float_accum_delay__parameterized32_80;float_accum_delay__parameterized32_91;float_accum_delay__parameterized32_93;float_accum_delay__parameterized32_95;float_accum_delay__parameterized32_97;float_accum_delay__parameterized32_99;float_accum_delay__parameterized34;float_accum_delay__parameterized35;float_accum_delay__parameterized35_47;float_accum_delay__parameterized35_5;float_accum_delay__parameterized35_6;float_accum_delay__parameterized38;float_accum_delay__parameterized40;float_accum_delay__parameterized42;float_accum_delay__parameterized43;float_accum_delay__parameterized43_9;float_accum_delay__parameterized45;float_accum_delay__parameterized45_55;float_accum_delay__parameterized46;float_accum_delay__parameterized47;float_accum_delay__parameterized48;float_accum_delay__parameterized48_21;float_accum_delay__parameterized48_22;float_accum_delay__parameterized48_23;float_accum_delay__parameterized49;float_accum_delay__parameterized50;float_accum_delay__parameterized55;float_accum_delay__parameterized55_10;float_accum_delay__parameterized56;float_accum_delay__parameterized57;float_accum_delay__parameterized58;float_accum_delay__parameterized59;float_accum_delay__parameterized6;float_accum_delay__parameterized6_67;float_accum_delay__parameterized7;float_accum_delay__parameterized7_78;float_accum_delay__parameterized8;float_accum_delay__parameterized8_1;float_accum_delay__parameterized8_138;float_accum_delay__parameterized8_28;float_accum_delay__parameterized8_46;float_accum_delay__parameterized8_62;float_accum_delay__parameterized8_63;float_accum_delay__parameterized8_7;float_accum_delay__parameterized8_8;float_accum_delay__parameterized9;float_accum_delay_s;float_accum_delay_s_61;float_accum_dsp48e1_wrapper;float_accum_dsp48e1_wrapper__parameterized0;float_accum_dsp48e1_wrapper__parameterized1;float_accum_dsp48e1_wrapper__parameterized1_19;float_accum_dsp48e1_wrapper__parameterized1_20;float_accum_floating_point_v7_1_9;float_accum_floating_point_v7_1_9_viv;float_accum_flt_accum;float_accum_flt_accum_bit_encode;float_accum_flt_accum_bit_encode_0;float_accum_flt_accum_bit_encode__parameterized0;float_accum_flt_accum_bit_encode__parameterized1;float_accum_flt_accum_bit_encode__parameterized2;float_accum_flt_accum_flt_to_fix;float_accum_flt_log_addsub;float_accum_flt_log_addsub__parameterized0;float_accum_flt_log_addsub__parameterized0_4;float_accum_shift_msb_first;float_accum_shift_msb_first__parameterized0;float_accum_special_detect;float_accum_special_detect__parameterized0;float_accum_xbip_pipe_v3_0_6_viv;float_accum_xbip_pipe_v3_0_6_viv__parameterized0;float_accum_xbip_pipe_v3_0_6_viv__parameterized100;float_accum_xbip_pipe_v3_0_6_viv__parameterized102;float_accum_xbip_pipe_v3_0_6_viv__parameterized12;float_accum_xbip_pipe_v3_0_6_viv__parameterized12_68;float_accum_xbip_pipe_v3_0_6_viv__parameterized14;float_accum_xbip_pipe_v3_0_6_viv__parameterized14_79;float_accum_xbip_pipe_v3_0_6_viv__parameterized16;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_100;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_102;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_118;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_120;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_122;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_124;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_126;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_128;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_152;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_153;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_155;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_157;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_159;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_16;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_161;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_163;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_165;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_167;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_36;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_38;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_39;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_59;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_66;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_69;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_81;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_83;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_92;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_94;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_96;float_accum_xbip_pipe_v3_0_6_viv__parameterized16_98;float_accum_xbip_pipe_v3_0_6_viv__parameterized18;float_accum_xbip_pipe_v3_0_6_viv__parameterized2;float_accum_xbip_pipe_v3_0_6_viv__parameterized20;float_accum_xbip_pipe_v3_0_6_viv__parameterized20_65;float_accum_xbip_pipe_v3_0_6_viv__parameterized24;float_accum_xbip_pipe_v3_0_6_viv__parameterized24_76;float_accum_xbip_pipe_v3_0_6_viv__parameterized24_77;float_accum_xbip_pipe_v3_0_6_viv__parameterized26;float_accum_xbip_pipe_v3_0_6_viv__parameterized26_57;float_accum_xbip_pipe_v3_0_6_viv__parameterized26_75;float_accum_xbip_pipe_v3_0_6_viv__parameterized28;float_accum_xbip_pipe_v3_0_6_viv__parameterized28_150;float_accum_xbip_pipe_v3_0_6_viv__parameterized28_74;float_accum_xbip_pipe_v3_0_6_viv__parameterized2_13;float_accum_xbip_pipe_v3_0_6_viv__parameterized2_14;float_accum_xbip_pipe_v3_0_6_viv__parameterized2_15;float_accum_xbip_pipe_v3_0_6_viv__parameterized30;float_accum_xbip_pipe_v3_0_6_viv__parameterized32;float_accum_xbip_pipe_v3_0_6_viv__parameterized34;float_accum_xbip_pipe_v3_0_6_viv__parameterized36;float_accum_xbip_pipe_v3_0_6_viv__parameterized38;float_accum_xbip_pipe_v3_0_6_viv__parameterized38_166;float_accum_xbip_pipe_v3_0_6_viv__parameterized4;float_accum_xbip_pipe_v3_0_6_viv__parameterized40;float_accum_xbip_pipe_v3_0_6_viv__parameterized4_60;float_accum_xbip_pipe_v3_0_6_viv__parameterized50;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_104;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_106;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_130;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_132;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_17;float_accum_xbip_pipe_v3_0_6_viv__parameterized50_84;float_accum_xbip_pipe_v3_0_6_viv__parameterized56;float_accum_xbip_pipe_v3_0_6_viv__parameterized56_116;float_accum_xbip_pipe_v3_0_6_viv__parameterized56_149;float_accum_xbip_pipe_v3_0_6_viv__parameterized6;float_accum_xbip_pipe_v3_0_6_viv__parameterized60;float_accum_xbip_pipe_v3_0_6_viv__parameterized62;float_accum_xbip_pipe_v3_0_6_viv__parameterized62_18;float_accum_xbip_pipe_v3_0_6_viv__parameterized62_27;float_accum_xbip_pipe_v3_0_6_viv__parameterized62_58;float_accum_xbip_pipe_v3_0_6_viv__parameterized68;float_accum_xbip_pipe_v3_0_6_viv__parameterized72;float_accum_xbip_pipe_v3_0_6_viv__parameterized74;float_accum_xbip_pipe_v3_0_6_viv__parameterized76;float_accum_xbip_pipe_v3_0_6_viv__parameterized76_82;float_accum_xbip_pipe_v3_0_6_viv__parameterized80;float_accum_xbip_pipe_v3_0_6_viv__parameterized80_56;float_accum_xbip_pipe_v3_0_6_viv__parameterized82;float_accum_xbip_pipe_v3_0_6_viv__parameterized84;float_accum_xbip_pipe_v3_0_6_viv__parameterized86;float_accum_xbip_pipe_v3_0_6_viv__parameterized86_24;float_accum_xbip_pipe_v3_0_6_viv__parameterized86_25;float_accum_xbip_pipe_v3_0_6_viv__parameterized86_26;float_accum_xbip_pipe_v3_0_6_viv__parameterized88;float_accum_xbip_pipe_v3_0_6_viv__parameterized90;float_accum_xbip_pipe_v3_0_6_viv__parameterized96;float_accum_xbip_pipe_v3_0_6_viv__parameterized98,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_div/float_div_sim_netlist.v,1751440597,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_accum/float_accum_sim_netlist.v,,float_div;float_div_carry_chain;float_div_carry_chain_102;float_div_carry_chain_106;float_div_carry_chain_111;float_div_carry_chain_115;float_div_carry_chain_119;float_div_carry_chain_123;float_div_carry_chain_127;float_div_carry_chain_131;float_div_carry_chain_135;float_div_carry_chain_139;float_div_carry_chain_143;float_div_carry_chain_147;float_div_carry_chain_151;float_div_carry_chain_155;float_div_carry_chain_57;float_div_carry_chain_61;float_div_carry_chain_65;float_div_carry_chain_69;float_div_carry_chain_73;float_div_carry_chain_77;float_div_carry_chain_81;float_div_carry_chain_85;float_div_carry_chain_90;float_div_carry_chain_94;float_div_carry_chain_98;float_div_carry_chain__parameterized0;float_div_carry_chain__parameterized1;float_div_carry_chain__parameterized2;float_div_carry_chain__parameterized3;float_div_delay;float_div_delay_11;float_div_delay_13;float_div_delay_15;float_div_delay_17;float_div_delay_19;float_div_delay_21;float_div_delay_23;float_div_delay_25;float_div_delay_27;float_div_delay_29;float_div_delay_31;float_div_delay_33;float_div_delay_35;float_div_delay_40;float_div_delay_43;float_div_delay_45;float_div_delay_47;float_div_delay_49;float_div_delay_5;float_div_delay_51;float_div_delay_53;float_div_delay_55;float_div_delay_7;float_div_delay_9;float_div_delay__parameterized10;float_div_delay__parameterized11;float_div_delay__parameterized12;float_div_delay__parameterized13;float_div_delay__parameterized14;float_div_delay__parameterized15;float_div_delay__parameterized16;float_div_delay__parameterized17;float_div_delay__parameterized18;float_div_delay__parameterized19;float_div_delay__parameterized2;float_div_delay__parameterized20;float_div_delay__parameterized21;float_div_delay__parameterized27;float_div_delay__parameterized27_0;float_div_delay__parameterized2_103;float_div_delay__parameterized2_107;float_div_delay__parameterized2_112;float_div_delay__parameterized2_116;float_div_delay__parameterized2_120;float_div_delay__parameterized2_124;float_div_delay__parameterized2_128;float_div_delay__parameterized2_132;float_div_delay__parameterized2_136;float_div_delay__parameterized2_140;float_div_delay__parameterized2_144;float_div_delay__parameterized2_148;float_div_delay__parameterized2_152;float_div_delay__parameterized2_156;float_div_delay__parameterized2_58;float_div_delay__parameterized2_62;float_div_delay__parameterized2_66;float_div_delay__parameterized2_70;float_div_delay__parameterized2_74;float_div_delay__parameterized2_78;float_div_delay__parameterized2_82;float_div_delay__parameterized2_86;float_div_delay__parameterized2_91;float_div_delay__parameterized2_95;float_div_delay__parameterized2_99;float_div_delay__parameterized3;float_div_delay__parameterized32;float_div_delay__parameterized32_1;float_div_delay__parameterized3_36;float_div_delay__parameterized3_38;float_div_delay__parameterized3_41;float_div_delay__parameterized6;float_div_delay__parameterized7;float_div_delay__parameterized7_165;float_div_delay__parameterized8;float_div_delay__parameterized8_160;float_div_delay__parameterized8_163;float_div_delay__parameterized8_164;float_div_delay__parameterized9;float_div_floating_point_v7_1_9;float_div_floating_point_v7_1_9_viv;float_div_flt_dec_op_lat;float_div_flt_div;float_div_flt_div_exp;float_div_flt_div_mant;float_div_flt_div_mant_addsub;float_div_flt_div_mant_addsub_10;float_div_flt_div_mant_addsub_12;float_div_flt_div_mant_addsub_14;float_div_flt_div_mant_addsub_16;float_div_flt_div_mant_addsub_18;float_div_flt_div_mant_addsub_20;float_div_flt_div_mant_addsub_22;float_div_flt_div_mant_addsub_24;float_div_flt_div_mant_addsub_26;float_div_flt_div_mant_addsub_28;float_div_flt_div_mant_addsub_30;float_div_flt_div_mant_addsub_32;float_div_flt_div_mant_addsub_34;float_div_flt_div_mant_addsub_37;float_div_flt_div_mant_addsub_39;float_div_flt_div_mant_addsub_4;float_div_flt_div_mant_addsub_42;float_div_flt_div_mant_addsub_44;float_div_flt_div_mant_addsub_46;float_div_flt_div_mant_addsub_48;float_div_flt_div_mant_addsub_50;float_div_flt_div_mant_addsub_52;float_div_flt_div_mant_addsub_54;float_div_flt_div_mant_addsub_6;float_div_flt_div_mant_addsub_8;float_div_flt_round_bit;float_div_renorm_and_round_logic;float_div_special_detect;float_div_special_detect_158;float_div_xbip_pipe_v3_0_6_viv;float_div_xbip_pipe_v3_0_6_viv__parameterized1;float_div_xbip_pipe_v3_0_6_viv__parameterized11;float_div_xbip_pipe_v3_0_6_viv__parameterized15;float_div_xbip_pipe_v3_0_6_viv__parameterized17;float_div_xbip_pipe_v3_0_6_viv__parameterized17_161;float_div_xbip_pipe_v3_0_6_viv__parameterized17_162;float_div_xbip_pipe_v3_0_6_viv__parameterized17_166;float_div_xbip_pipe_v3_0_6_viv__parameterized17_167;float_div_xbip_pipe_v3_0_6_viv__parameterized17_168;float_div_xbip_pipe_v3_0_6_viv__parameterized19;float_div_xbip_pipe_v3_0_6_viv__parameterized1_101;float_div_xbip_pipe_v3_0_6_viv__parameterized1_105;float_div_xbip_pipe_v3_0_6_viv__parameterized1_110;float_div_xbip_pipe_v3_0_6_viv__parameterized1_114;float_div_xbip_pipe_v3_0_6_viv__parameterized1_118;float_div_xbip_pipe_v3_0_6_viv__parameterized1_122;float_div_xbip_pipe_v3_0_6_viv__parameterized1_126;float_div_xbip_pipe_v3_0_6_viv__parameterized1_130;float_div_xbip_pipe_v3_0_6_viv__parameterized1_134;float_div_xbip_pipe_v3_0_6_viv__parameterized1_138;float_div_xbip_pipe_v3_0_6_viv__parameterized1_142;float_div_xbip_pipe_v3_0_6_viv__parameterized1_146;float_div_xbip_pipe_v3_0_6_viv__parameterized1_150;float_div_xbip_pipe_v3_0_6_viv__parameterized1_154;float_div_xbip_pipe_v3_0_6_viv__parameterized1_56;float_div_xbip_pipe_v3_0_6_viv__parameterized1_60;float_div_xbip_pipe_v3_0_6_viv__parameterized1_64;float_div_xbip_pipe_v3_0_6_viv__parameterized1_68;float_div_xbip_pipe_v3_0_6_viv__parameterized1_72;float_div_xbip_pipe_v3_0_6_viv__parameterized1_76;float_div_xbip_pipe_v3_0_6_viv__parameterized1_80;float_div_xbip_pipe_v3_0_6_viv__parameterized1_89;float_div_xbip_pipe_v3_0_6_viv__parameterized1_93;float_div_xbip_pipe_v3_0_6_viv__parameterized1_97;float_div_xbip_pipe_v3_0_6_viv__parameterized21;float_div_xbip_pipe_v3_0_6_viv__parameterized23;float_div_xbip_pipe_v3_0_6_viv__parameterized25;float_div_xbip_pipe_v3_0_6_viv__parameterized25_159;float_div_xbip_pipe_v3_0_6_viv__parameterized27;float_div_xbip_pipe_v3_0_6_viv__parameterized29;float_div_xbip_pipe_v3_0_6_viv__parameterized31;float_div_xbip_pipe_v3_0_6_viv__parameterized33;float_div_xbip_pipe_v3_0_6_viv__parameterized35;float_div_xbip_pipe_v3_0_6_viv__parameterized37;float_div_xbip_pipe_v3_0_6_viv__parameterized39;float_div_xbip_pipe_v3_0_6_viv__parameterized49;float_div_xbip_pipe_v3_0_6_viv__parameterized49_3;float_div_xbip_pipe_v3_0_6_viv__parameterized57;float_div_xbip_pipe_v3_0_6_viv__parameterized57_2;float_div_xbip_pipe_v3_0_6_viv__parameterized7;float_div_xbip_pipe_v3_0_6_viv__parameterized7_100;float_div_xbip_pipe_v3_0_6_viv__parameterized7_104;float_div_xbip_pipe_v3_0_6_viv__parameterized7_108;float_div_xbip_pipe_v3_0_6_viv__parameterized7_113;float_div_xbip_pipe_v3_0_6_viv__parameterized7_117;float_div_xbip_pipe_v3_0_6_viv__parameterized7_121;float_div_xbip_pipe_v3_0_6_viv__parameterized7_125;float_div_xbip_pipe_v3_0_6_viv__parameterized7_129;float_div_xbip_pipe_v3_0_6_viv__parameterized7_133;float_div_xbip_pipe_v3_0_6_viv__parameterized7_137;float_div_xbip_pipe_v3_0_6_viv__parameterized7_141;float_div_xbip_pipe_v3_0_6_viv__parameterized7_145;float_div_xbip_pipe_v3_0_6_viv__parameterized7_149;float_div_xbip_pipe_v3_0_6_viv__parameterized7_153;float_div_xbip_pipe_v3_0_6_viv__parameterized7_157;float_div_xbip_pipe_v3_0_6_viv__parameterized7_59;float_div_xbip_pipe_v3_0_6_viv__parameterized7_63;float_div_xbip_pipe_v3_0_6_viv__parameterized7_67;float_div_xbip_pipe_v3_0_6_viv__parameterized7_71;float_div_xbip_pipe_v3_0_6_viv__parameterized7_75;float_div_xbip_pipe_v3_0_6_viv__parameterized7_79;float_div_xbip_pipe_v3_0_6_viv__parameterized7_83;float_div_xbip_pipe_v3_0_6_viv__parameterized7_87;float_div_xbip_pipe_v3_0_6_viv__parameterized7_92;float_div_xbip_pipe_v3_0_6_viv__parameterized7_96;float_div_xbip_pipe_v3_0_6_viv__parameterized9;float_div_xbip_pipe_v3_0_6_viv__parameterized9_109;float_div_xbip_pipe_v3_0_6_viv__parameterized9_84;float_div_xbip_pipe_v3_0_6_viv__parameterized9_88,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_mult/float_mult_sim_netlist.v,1751440596,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_div/float_div_sim_netlist.v,,float_mult;float_mult_carry_chain;float_mult_carry_chain__parameterized0;float_mult_carry_chain__parameterized0_15;float_mult_compare_eq_im;float_mult_compare_eq_im_14;float_mult_delay__parameterized11;float_mult_delay__parameterized13;float_mult_delay__parameterized13_12;float_mult_delay__parameterized13_13;float_mult_delay__parameterized13_8;float_mult_delay__parameterized13_9;float_mult_delay__parameterized14;float_mult_delay__parameterized17;float_mult_delay__parameterized18;float_mult_delay__parameterized19;float_mult_delay__parameterized20;float_mult_delay__parameterized21;float_mult_delay__parameterized23;float_mult_delay__parameterized25;float_mult_delay__parameterized28;float_mult_delay__parameterized29;float_mult_delay__parameterized6;float_mult_delay__parameterized6_0;float_mult_delay__parameterized6_1;float_mult_delay__parameterized6_4;float_mult_dsp48e1_wrapper;float_mult_dsp48e1_wrapper__parameterized0;float_mult_dsp48e1_wrapper__parameterized1;float_mult_fix_mult;float_mult_fix_mult_dsp48e1_sgl;float_mult_floating_point_v7_1_9;float_mult_floating_point_v7_1_9_viv;float_mult_flt_dec_op_lat;float_mult_flt_mult;float_mult_flt_mult_exp;float_mult_flt_mult_round;float_mult_flt_round_dsp_opt_full;float_mult_special_detect;float_mult_special_detect_6;float_mult_xbip_pipe_v3_0_6_viv;float_mult_xbip_pipe_v3_0_6_viv__parameterized15;float_mult_xbip_pipe_v3_0_6_viv__parameterized15_2;float_mult_xbip_pipe_v3_0_6_viv__parameterized15_3;float_mult_xbip_pipe_v3_0_6_viv__parameterized15_5;float_mult_xbip_pipe_v3_0_6_viv__parameterized15_7;float_mult_xbip_pipe_v3_0_6_viv__parameterized23;float_mult_xbip_pipe_v3_0_6_viv__parameterized25;float_mult_xbip_pipe_v3_0_6_viv__parameterized25_10;float_mult_xbip_pipe_v3_0_6_viv__parameterized25_11;float_mult_xbip_pipe_v3_0_6_viv__parameterized25_16;float_mult_xbip_pipe_v3_0_6_viv__parameterized25_17;float_mult_xbip_pipe_v3_0_6_viv__parameterized29;float_mult_xbip_pipe_v3_0_6_viv__parameterized31;float_mult_xbip_pipe_v3_0_6_viv__parameterized33;float_mult_xbip_pipe_v3_0_6_viv__parameterized35;float_mult_xbip_pipe_v3_0_6_viv__parameterized37;float_mult_xbip_pipe_v3_0_6_viv__parameterized41;float_mult_xbip_pipe_v3_0_6_viv__parameterized45;float_mult_xbip_pipe_v3_0_6_viv__parameterized51;float_mult_xbip_pipe_v3_0_6_viv__parameterized53,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_to_int8/float_to_int8_sim_netlist.v,1751440653,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_mult/float_mult_sim_netlist.v,,float_to_int8;float_to_int8_carry_chain__parameterized0;float_to_int8_carry_chain__parameterized1;float_to_int8_compare_eq_im__parameterized0;float_to_int8_delay;float_to_int8_delay_0;float_to_int8_delay_1;float_to_int8_delay_3;float_to_int8_delay__parameterized0;float_to_int8_delay__parameterized10;float_to_int8_delay__parameterized10_18;float_to_int8_delay__parameterized11;float_to_int8_delay__parameterized12;float_to_int8_delay__parameterized12_16;float_to_int8_delay__parameterized12_17;float_to_int8_delay__parameterized14;float_to_int8_delay__parameterized16;float_to_int8_delay__parameterized3;float_to_int8_delay__parameterized3_9;float_to_int8_delay__parameterized4;float_to_int8_delay__parameterized4_21;float_to_int8_delay__parameterized5;float_to_int8_delay__parameterized6;float_to_int8_delay__parameterized6_2;float_to_int8_delay__parameterized9;float_to_int8_delay__parameterized9_12;float_to_int8_delay__parameterized9_13;float_to_int8_delay_s;float_to_int8_delay_s_4;float_to_int8_floating_point_v7_1_9;float_to_int8_floating_point_v7_1_9_viv;float_to_int8_flt_to_fix_conv;float_to_int8_shift_msb_first;float_to_int8_special_detect;float_to_int8_xbip_pipe_v3_0_6_viv;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11_22;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11_5;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized13;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized15;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized15_7;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_11;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_6;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_8;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21_14;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21_15;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized23;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized23_19;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized25;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27_20;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27_23;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized29;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized3;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized9;float_to_int8_xbip_pipe_v3_0_6_viv__parameterized9_10;float_to_int8_zero_det_sel,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mac_res_fifo/mac_res_fifo_sim_netlist.v,1751440592,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mult/mult_sim_netlist.v,,mac_res_fifo;mac_res_fifo_dc_ss;mac_res_fifo_dmem;mac_res_fifo_fifo_generator_ramfifo;mac_res_fifo_fifo_generator_top;mac_res_fifo_fifo_generator_v13_2_5;mac_res_fifo_fifo_generator_v13_2_5_synth;mac_res_fifo_memory;mac_res_fifo_rd_bin_cntr;mac_res_fifo_rd_logic;mac_res_fifo_rd_status_flags_ss;mac_res_fifo_reset_blk_ramfifo;mac_res_fifo_updn_cntr;mac_res_fifo_wr_bin_cntr;mac_res_fifo_wr_logic;mac_res_fifo_wr_status_flags_ss,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mult/mult_sim_netlist.v,1751440645,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fcnn_fifo/fcnn_fifo_sim_netlist.v,,mult;mult_dsp;mult_mult_gen_v12_0_16;mult_mult_gen_v12_0_16_viv,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_0/weight1_bram_0_sim_netlist.v,1751440677,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/float_to_q6_10/float_to_q6_10_sim_netlist.v,,weight1_bram_0;weight1_bram_0_bindec;weight1_bram_0_blk_mem_gen_generic_cstr;weight1_bram_0_blk_mem_gen_mux;weight1_bram_0_blk_mem_gen_prim_width;weight1_bram_0_blk_mem_gen_prim_width__parameterized0;weight1_bram_0_blk_mem_gen_prim_width__parameterized1;weight1_bram_0_blk_mem_gen_prim_width__parameterized2;weight1_bram_0_blk_mem_gen_prim_width__parameterized3;weight1_bram_0_blk_mem_gen_prim_width__parameterized4;weight1_bram_0_blk_mem_gen_prim_width__parameterized5;weight1_bram_0_blk_mem_gen_prim_width__parameterized6;weight1_bram_0_blk_mem_gen_prim_wrapper_init;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized0;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized1;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized2;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized3;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized4;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized5;weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized6;weight1_bram_0_blk_mem_gen_top;weight1_bram_0_blk_mem_gen_v8_4_4;weight1_bram_0_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_1/weight1_bram_1_sim_netlist.v,1751440620,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_0/weight1_bram_0_sim_netlist.v,,weight1_bram_1;weight1_bram_1_bindec;weight1_bram_1_blk_mem_gen_generic_cstr;weight1_bram_1_blk_mem_gen_mux;weight1_bram_1_blk_mem_gen_prim_width;weight1_bram_1_blk_mem_gen_prim_width__parameterized0;weight1_bram_1_blk_mem_gen_prim_width__parameterized1;weight1_bram_1_blk_mem_gen_prim_width__parameterized2;weight1_bram_1_blk_mem_gen_prim_width__parameterized3;weight1_bram_1_blk_mem_gen_prim_width__parameterized4;weight1_bram_1_blk_mem_gen_prim_width__parameterized5;weight1_bram_1_blk_mem_gen_prim_width__parameterized6;weight1_bram_1_blk_mem_gen_prim_wrapper_init;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized0;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized1;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized2;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized3;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized4;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized5;weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized6;weight1_bram_1_blk_mem_gen_top;weight1_bram_1_blk_mem_gen_v8_4_4;weight1_bram_1_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_2/weight1_bram_2_sim_netlist.v,1751440620,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_1/weight1_bram_1_sim_netlist.v,,weight1_bram_2;weight1_bram_2_bindec;weight1_bram_2_blk_mem_gen_generic_cstr;weight1_bram_2_blk_mem_gen_mux;weight1_bram_2_blk_mem_gen_prim_width;weight1_bram_2_blk_mem_gen_prim_width__parameterized0;weight1_bram_2_blk_mem_gen_prim_width__parameterized1;weight1_bram_2_blk_mem_gen_prim_width__parameterized2;weight1_bram_2_blk_mem_gen_prim_width__parameterized3;weight1_bram_2_blk_mem_gen_prim_width__parameterized4;weight1_bram_2_blk_mem_gen_prim_width__parameterized5;weight1_bram_2_blk_mem_gen_prim_width__parameterized6;weight1_bram_2_blk_mem_gen_prim_wrapper_init;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized0;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized1;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized2;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized3;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized4;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized5;weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized6;weight1_bram_2_blk_mem_gen_top;weight1_bram_2_blk_mem_gen_v8_4_4;weight1_bram_2_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_3/weight1_bram_3_sim_netlist.v,1751440620,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_2/weight1_bram_2_sim_netlist.v,,weight1_bram_3;weight1_bram_3_bindec;weight1_bram_3_blk_mem_gen_generic_cstr;weight1_bram_3_blk_mem_gen_mux;weight1_bram_3_blk_mem_gen_prim_width;weight1_bram_3_blk_mem_gen_prim_width__parameterized0;weight1_bram_3_blk_mem_gen_prim_width__parameterized1;weight1_bram_3_blk_mem_gen_prim_width__parameterized2;weight1_bram_3_blk_mem_gen_prim_width__parameterized3;weight1_bram_3_blk_mem_gen_prim_width__parameterized4;weight1_bram_3_blk_mem_gen_prim_width__parameterized5;weight1_bram_3_blk_mem_gen_prim_width__parameterized6;weight1_bram_3_blk_mem_gen_prim_wrapper_init;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized0;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized1;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized2;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized3;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized4;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized5;weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized6;weight1_bram_3_blk_mem_gen_top;weight1_bram_3_blk_mem_gen_v8_4_4;weight1_bram_3_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_0/weight2_bram_0_sim_netlist.v,1751440675,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mac_res_fifo/mac_res_fifo_sim_netlist.v,,weight2_bram_0;weight2_bram_0_blk_mem_gen_generic_cstr;weight2_bram_0_blk_mem_gen_prim_width;weight2_bram_0_blk_mem_gen_prim_wrapper_init;weight2_bram_0_blk_mem_gen_top;weight2_bram_0_blk_mem_gen_v8_4_4;weight2_bram_0_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_1/weight2_bram_1_sim_netlist.v,1751440693,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_0/weight2_bram_0_sim_netlist.v,,weight2_bram_1;weight2_bram_1_blk_mem_gen_generic_cstr;weight2_bram_1_blk_mem_gen_prim_width;weight2_bram_1_blk_mem_gen_prim_wrapper_init;weight2_bram_1_blk_mem_gen_top;weight2_bram_1_blk_mem_gen_v8_4_4;weight2_bram_1_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/i2c_ctrl.v,1746467572,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/ip_checksum.v,,i2c_ctrl,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_cfg.v,1747137207,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_data.v,,ov5640_cfg,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_data.v,1740631545,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_top.v,,ov5640_data,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_top.v,1746368324,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/par2ser.v,,ov5640_top,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier.v,1747062913,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier_100_10.v,,MatrixMultiplier,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier_100_10.v,1746339310,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Relu.v,,MatrixMultiplier_100_10,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Relu.v,1746281886,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Softmax.v,,Relu,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Softmax.v,1746452973,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ctrl.v,,Softmax,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/fcnn_top.v,1747061905,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/front_show.v,,fcnn_top,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/mac_q6_10.v,1746252629,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/max_prob_finder.v,,mac_q6_10,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/max_prob_finder.v,1746376659,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights2_bram.v,,max_prob_finder,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights2_bram.v,1746284359,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v,,neural_weights2_bram,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v,1746281508,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_cfg.v,,neural_weights1_bram,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/pretreatment.v,1747060912,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/rgb2gray/rgb2gray.v,,pretreatment,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/rgb2gray/rgb2gray.v,1747123415,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/seg_led.v,,rgb2gray,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/bin_2_bcd.v,1745855580,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/crc32_d8.v,,bin_2_bcd,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/seg_led.v,1745855631,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/strem_encode.v,,seg_led,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/strem_encode.v,1746601759,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v,,strem_encode,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v,1747137901,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/top_hdmi.v,,top,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/top_tb.v,1746460518,verilog,,,,top_tb,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/crc32_d8.v,1741182120,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/digit_rom_64x32.v,,CRC32_d8,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_send.v,1747054349,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_tx_gmii.v,,eth_udp_send,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_tx_gmii.v,1741182308,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/fcnn_top.v,,eth_udp_tx_gmii,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/gmii_to_rgmii.v,1741010773,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/hdmi_ctrl.v,,gmii_to_rgmii,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/ip_checksum.v,1741180347,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/mac_q6_10.v,,ip_checksum,,,,,,,,
C:/FPGA_Learning_Journey/Pro/CNN___/src/video_stream_process.v,1751441236,verilog,,C:/FPGA_Learning_Journey/Pro/CNN___/src/top_tb.v,,video_stream_process,,,,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,,mig_7series_v4_2_axi_ctrl_addr_decode,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,,mig_7series_v4_2_axi_ctrl_read,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,,mig_7series_v4_2_axi_ctrl_reg,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,,mig_7series_v4_2_axi_ctrl_reg_bank,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,,mig_7series_v4_2_axi_ctrl_top,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,,mig_7series_v4_2_axi_ctrl_write,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,,mig_7series_v4_2_axi_mc,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,,mig_7series_v4_2_axi_mc_ar_channel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,,mig_7series_v4_2_axi_mc_aw_channel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,,mig_7series_v4_2_axi_mc_b_channel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,,mig_7series_v4_2_axi_mc_cmd_arbiter,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,,mig_7series_v4_2_axi_mc_cmd_fsm,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,,mig_7series_v4_2_axi_mc_cmd_translator,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,,mig_7series_v4_2_axi_mc_fifo,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,,mig_7series_v4_2_axi_mc_incr_cmd,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,,mig_7series_v4_2_axi_mc_r_channel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,,mig_7series_v4_2_axi_mc_simple_fifo,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,,mig_7series_v4_2_axi_mc_w_channel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,,mig_7series_v4_2_axi_mc_wr_cmd_fsm,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,,mig_7series_v4_2_axi_mc_wrap_cmd,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,,mig_7series_v4_2_ddr_a_upsizer,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,,mig_7series_v4_2_ddr_axi_register_slice,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,,mig_7series_v4_2_ddr_axi_upsizer,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,,mig_7series_v4_2_ddr_axic_register_slice,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,,mig_7series_v4_2_ddr_carry_and,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,,mig_7series_v4_2_ddr_carry_latch_and,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,,mig_7series_v4_2_ddr_carry_latch_or,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,,mig_7series_v4_2_ddr_carry_or,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,,mig_7series_v4_2_ddr_command_fifo,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,,mig_7series_v4_2_ddr_comparator,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,,mig_7series_v4_2_ddr_comparator_sel,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,,mig_7series_v4_2_ddr_comparator_sel_static,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,,mig_7series_v4_2_ddr_r_upsizer,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,mig_7series_v4_2_ddr_w_upsizer,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v,1746458164,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr.v,,axi_ddr_mig,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,,mig_7series_v4_2_fi_xor,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_axi,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1746458163,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/rtl/axi_ddr_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1746458165,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1746458165,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/img_rom/sim/img_rom.v,1746376221,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/ip/weight2_bram_1/sim/weight2_bram_1.v,,img_rom,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0;../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/test/ddr3_test.v,1746429333,verilog,,D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/hdmi/encode.v,,ddr3_test_top,,,,,,,,
D:/CNN/OV5640_DDR3_HDMI_UDP_gray___/src/test/ddr3_test_tb.v,1746429474,verilog,,,,ddr3_test_tb,,,,,,,,
