$date
Wed Jun 25 10:42:33 2025
$end
$version
Riviera-PRO Version 2023.04.112.8911
$end
$timescale
1 ns
$end

$scope module RAM_TB $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # we $end
$var reg 4 $ addr [3:0] $end
$var reg 8 % data_in [7:0] $end

$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' we $end
$var wire 4 ( addr [3:0] $end
$var wire 8 ) data_in [7:0] $end
$var reg 8 * data_out [7:0] $end
$var parameter 32 + DATA_WIDTH [31:0] $end
$var parameter 32 , ADDR_WIDTH [31:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
bx !
0"
1#
b1 $
b10101010 %
0&
1'
b1 (
b10101010 )
bx *
b1000 +
b100 ,
$end
#5
1"
1&
#10
b10 $
b1010101 %
0"
0&
b1010101 )
b10 (
#15
1"
1&
#20
0#
b1 $
0"
0&
b1 (
0'
#25
1"
1&
b10101010 *
b10101010 !
#30
b10 $
0"
0&
b10 (
#35
1"
1&
b1010101 *
b1010101 !
#40
