// Seed: 1599837661
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output wand id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input supply1 id_12,
    input id_13,
    input logic id_14,
    input logic id_15
);
  assign id_8[1] = id_3(1);
  assign id_11   = 'b0;
  integer id_16 = id_12[1'b0];
  type_25(
      1, 1'b0
  );
  logic id_17;
  always @(1 or posedge ~1) begin
    id_11 = id_6;
  end
endmodule
