Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,1131
design__instance__area,13413.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.013162803836166859
power__switching__total,0.01300165243446827
power__leakage__total,0.0000010628345989971422
power__total,0.026165520772337914
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25755315276147445
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2578275999009237
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1188095211397017
timing__setup__ws__corner:nom_fast_1p32V_m40C,12.374031038950067
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118810
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,12.374031
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2628837499870937
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26313696411059645
timing__hold__ws__corner:nom_slow_1p08V_125C,0.630968961605045
timing__setup__ws__corner:nom_slow_1p08V_125C,2.2355558037520877
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.630969
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.235556
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25951586059106724
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.259778844677463
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3062912232759596
timing__setup__ws__corner:nom_typ_1p20V_25C,8.575433050829675
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306291
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.575433
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25755315276147445
clock__skew__worst_setup,0.2578275999009237
timing__hold__ws,0.1188095211397017
timing__setup__ws,2.2355558037520877
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118810
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.235556
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1131
design__instance__area__stdcell,13413.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.463482
design__instance__utilization__stdcell,0.463482
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,58
design__instance__area__class:inverter,332.035
design__instance__count__class:sequential_cell,43
design__instance__area__class:sequential_cell,2028.5
design__instance__count__class:multi_input_combinational_cell,916
design__instance__area__class:multi_input_combinational_cell,9618.13
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,100
design__instance__area__class:timing_repair_buffer,1326.33
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21573.9
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,53
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1188
route__net__special,2
route__drc_errors__iter:0,524
route__wirelength__iter:0,23727
route__drc_errors__iter:1,373
route__wirelength__iter:1,23647
route__drc_errors__iter:2,324
route__wirelength__iter:2,23613
route__drc_errors__iter:3,76
route__wirelength__iter:3,23401
route__drc_errors__iter:4,17
route__wirelength__iter:4,23378
route__drc_errors__iter:5,2
route__wirelength__iter:5,23382
route__drc_errors__iter:6,0
route__wirelength__iter:6,23382
route__drc_errors,0
route__wirelength,23382
route__vias,7077
route__vias__singlecut,7077
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,173.79
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,44
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,44
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,44
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19794
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00206353
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00241149
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000245063
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00241149
design_powergrid__voltage__worst,0.00241149
design_powergrid__voltage__worst__net:VPWR,1.19794
design_powergrid__drop__worst,0.00241149
design_powergrid__drop__worst__net:VPWR,0.00206353
design_powergrid__voltage__worst__net:VGND,0.00241149
design_powergrid__drop__worst__net:VGND,0.00241149
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003020000000000000223328300297254145334591157734394073486328125
ir__drop__worst,0.002060000000000000199007477164059309870935976505279541015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
