

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 02:22:17 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  46024729|  46024729| 0.460 sec | 0.460 sec |  46024729|  46024729|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x         |  46024728|  46024728|   3835394|          -|          -|    12|    no    |
        | + l_y          |   3835392|   3835392|      4994|          -|          -|   768|    no    |
        |  ++ l_r_outer  |      4992|      4992|        26|          -|          -|   192|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([147456 x float]* %v1_3), !map !7"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([147456 x float]* %v1_2), !map !14"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([147456 x float]* %v1_1), !map !20"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([147456 x float]* %v1_0), !map !26"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %v0_3), !map !32"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %v0_2), !map !38"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %v0_1), !map !43"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %v0_0), !map !48"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v2), !map !53"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 41 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0, -4" [kernel.cpp:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [kernel.cpp:25]   --->   Operation 44 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %5, label %l_B_x_begin" [kernel.cpp:25]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0, i8 0)" [kernel.cpp:35]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %tmp_2 to i15" [kernel.cpp:35]   --->   Operation 49 'zext' 'zext_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i12 %tmp_2 to i13" [kernel.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_0, i6 0)" [kernel.cpp:35]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i10 %tmp_3 to i13" [kernel.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.54ns)   --->   "%sub_ln35 = sub i13 %zext_ln35_1, %zext_ln35_2" [kernel.cpp:35]   --->   Operation 53 'sub' 'sub_ln35' <Predicate = (!icmp_ln25)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0, i10 0)" [kernel.cpp:45]   --->   Operation 54 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i14 %tmp_4 to i15" [kernel.cpp:45]   --->   Operation 55 'zext' 'zext_ln45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.81ns)   --->   "%sub_ln45 = sub i15 %zext_ln45, %zext_ln35" [kernel.cpp:45]   --->   Operation 56 'sub' 'sub_ln45' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 57 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:48]   --->   Operation 58 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%y_0 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 59 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0, -256" [kernel.cpp:26]   --->   Operation 60 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%y = add i10 %y_0, 1" [kernel.cpp:26]   --->   Operation 62 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 65 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i10 %y_0 to i15" [kernel.cpp:36]   --->   Operation 66 'zext' 'zext_ln36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0, i8 0)" [kernel.cpp:36]   --->   Operation 67 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i18 %tmp_6 to i19" [kernel.cpp:36]   --->   Operation 68 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %y_0, i6 0)" [kernel.cpp:36]   --->   Operation 69 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i16 %tmp_7 to i19" [kernel.cpp:36]   --->   Operation 70 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.13ns)   --->   "%sub_ln36 = sub i19 %zext_ln36_1, %zext_ln36_2" [kernel.cpp:36]   --->   Operation 71 'sub' 'sub_ln36' <Predicate = (!icmp_ln26)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.94ns)   --->   "%add_ln45 = add i15 %sub_ln45, %zext_ln36" [kernel.cpp:45]   --->   Operation 72 'add' 'add_ln45' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i15 %add_ln45 to i64" [kernel.cpp:45]   --->   Operation 73 'sext' 'sext_ln45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [9216 x float]* %v2, i64 0, i64 %sext_ln45" [kernel.cpp:45]   --->   Operation 74 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 75 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:47]   --->   Operation 76 'specregionend' 'empty_5' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 77 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.42>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%v15 = phi float [ 0.000000e+00, %l_y_begin ], [ %v14_3, %4 ]" [kernel.cpp:39]   --->   Operation 78 'phi' 'v15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%r_outer_0 = phi i8 [ 0, %l_y_begin ], [ %r_outer, %4 ]"   --->   Operation 79 'phi' 'r_outer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp eq i8 %r_outer_0, -64" [kernel.cpp:30]   --->   Operation 80 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%r_outer = add i8 %r_outer_0, 1" [kernel.cpp:30]   --->   Operation 82 'add' 'r_outer' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %4" [kernel.cpp:30]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i8 %r_outer_0 to i19" [kernel.cpp:35]   --->   Operation 84 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i8 %r_outer_0 to i13" [kernel.cpp:35]   --->   Operation 85 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.67ns)   --->   "%add_ln35 = add i13 %sub_ln35, %zext_ln35_4" [kernel.cpp:35]   --->   Operation 86 'add' 'add_ln35' <Predicate = (!icmp_ln30)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i13 %add_ln35 to i64" [kernel.cpp:35]   --->   Operation 87 'sext' 'sext_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [2304 x float]* %v0_0, i64 0, i64 %sext_ln35" [kernel.cpp:35]   --->   Operation 88 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [2304 x float]* %v0_1, i64 0, i64 %sext_ln35" [kernel.cpp:35]   --->   Operation 89 'getelementptr' 'v0_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%v0_2_addr = getelementptr [2304 x float]* %v0_2, i64 0, i64 %sext_ln35" [kernel.cpp:35]   --->   Operation 90 'getelementptr' 'v0_2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%v0_3_addr = getelementptr [2304 x float]* %v0_3, i64 0, i64 %sext_ln35" [kernel.cpp:35]   --->   Operation 91 'getelementptr' 'v0_3_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.16ns)   --->   "%add_ln36 = add i19 %sub_ln36, %zext_ln35_3" [kernel.cpp:36]   --->   Operation 92 'add' 'add_ln36' <Predicate = (!icmp_ln30)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i19 %add_ln36 to i64" [kernel.cpp:36]   --->   Operation 93 'sext' 'sext_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%v1_0_addr = getelementptr [147456 x float]* %v1_0, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 94 'getelementptr' 'v1_0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%v1_1_addr = getelementptr [147456 x float]* %v1_1, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 95 'getelementptr' 'v1_1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%v1_2_addr = getelementptr [147456 x float]* %v1_2, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 96 'getelementptr' 'v1_2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v1_3_addr = getelementptr [147456 x float]* %v1_3, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 97 'getelementptr' 'v1_3_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:35]   --->   Operation 98 'load' 'v0_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:36]   --->   Operation 99 'load' 'v1_0_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:35]   --->   Operation 100 'load' 'v0_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:36]   --->   Operation 101 'load' 'v1_1_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%v0_2_load = load float* %v0_2_addr, align 4" [kernel.cpp:35]   --->   Operation 102 'load' 'v0_2_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%v1_2_load = load float* %v1_2_addr, align 4" [kernel.cpp:36]   --->   Operation 103 'load' 'v1_2_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%v0_3_load = load float* %v0_3_addr, align 4" [kernel.cpp:35]   --->   Operation 104 'load' 'v0_3_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%v1_3_load = load float* %v1_3_addr, align 4" [kernel.cpp:36]   --->   Operation 105 'load' 'v1_3_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "store float %v15, float* %v2_addr, align 4" [kernel.cpp:45]   --->   Operation 106 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:46]   --->   Operation 107 'specregionend' 'empty_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 108 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:35]   --->   Operation 109 'load' 'v0_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:36]   --->   Operation 110 'load' 'v1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:35]   --->   Operation 111 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:36]   --->   Operation 112 'load' 'v1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%v0_2_load = load float* %v0_2_addr, align 4" [kernel.cpp:35]   --->   Operation 113 'load' 'v0_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 114 [1/2] (3.25ns)   --->   "%v1_2_load = load float* %v1_2_addr, align 4" [kernel.cpp:36]   --->   Operation 114 'load' 'v1_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 115 [1/2] (3.25ns)   --->   "%v0_3_load = load float* %v0_3_addr, align 4" [kernel.cpp:35]   --->   Operation 115 'load' 'v0_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 116 [1/2] (3.25ns)   --->   "%v1_3_load = load float* %v1_3_addr, align 4" [kernel.cpp:36]   --->   Operation 116 'load' 'v1_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 117 [4/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:37]   --->   Operation 117 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [4/4] (5.70ns)   --->   "%v12_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:37]   --->   Operation 118 'fmul' 'v12_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [4/4] (5.70ns)   --->   "%v12_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:37]   --->   Operation 119 'fmul' 'v12_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [4/4] (5.70ns)   --->   "%v12_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:37]   --->   Operation 120 'fmul' 'v12_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 121 [3/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:37]   --->   Operation 121 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/4] (5.70ns)   --->   "%v12_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:37]   --->   Operation 122 'fmul' 'v12_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [3/4] (5.70ns)   --->   "%v12_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:37]   --->   Operation 123 'fmul' 'v12_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [3/4] (5.70ns)   --->   "%v12_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:37]   --->   Operation 124 'fmul' 'v12_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 125 [2/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:37]   --->   Operation 125 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/4] (5.70ns)   --->   "%v12_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:37]   --->   Operation 126 'fmul' 'v12_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [2/4] (5.70ns)   --->   "%v12_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:37]   --->   Operation 127 'fmul' 'v12_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [2/4] (5.70ns)   --->   "%v12_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:37]   --->   Operation 128 'fmul' 'v12_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 129 [1/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:37]   --->   Operation 129 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/4] (5.70ns)   --->   "%v12_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:37]   --->   Operation 130 'fmul' 'v12_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/4] (5.70ns)   --->   "%v12_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:37]   --->   Operation 131 'fmul' 'v12_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/4] (5.70ns)   --->   "%v12_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:37]   --->   Operation 132 'fmul' 'v12_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 133 [5/5] (7.25ns)   --->   "%v1 = fadd float %v, %v15" [kernel.cpp:39]   --->   Operation 133 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 134 [4/5] (7.25ns)   --->   "%v1 = fadd float %v, %v15" [kernel.cpp:39]   --->   Operation 134 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 135 [3/5] (7.25ns)   --->   "%v1 = fadd float %v, %v15" [kernel.cpp:39]   --->   Operation 135 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 136 [2/5] (7.25ns)   --->   "%v1 = fadd float %v, %v15" [kernel.cpp:39]   --->   Operation 136 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 137 [1/5] (7.25ns)   --->   "%v1 = fadd float %v, %v15" [kernel.cpp:39]   --->   Operation 137 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 138 [5/5] (7.25ns)   --->   "%v14_1 = fadd float %v12_1, %v1" [kernel.cpp:39]   --->   Operation 138 'fadd' 'v14_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 139 [4/5] (7.25ns)   --->   "%v14_1 = fadd float %v12_1, %v1" [kernel.cpp:39]   --->   Operation 139 'fadd' 'v14_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 140 [3/5] (7.25ns)   --->   "%v14_1 = fadd float %v12_1, %v1" [kernel.cpp:39]   --->   Operation 140 'fadd' 'v14_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 141 [2/5] (7.25ns)   --->   "%v14_1 = fadd float %v12_1, %v1" [kernel.cpp:39]   --->   Operation 141 'fadd' 'v14_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 142 [1/5] (7.25ns)   --->   "%v14_1 = fadd float %v12_1, %v1" [kernel.cpp:39]   --->   Operation 142 'fadd' 'v14_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 143 [5/5] (7.25ns)   --->   "%v14_2 = fadd float %v12_2, %v14_1" [kernel.cpp:39]   --->   Operation 143 'fadd' 'v14_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 144 [4/5] (7.25ns)   --->   "%v14_2 = fadd float %v12_2, %v14_1" [kernel.cpp:39]   --->   Operation 144 'fadd' 'v14_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 145 [3/5] (7.25ns)   --->   "%v14_2 = fadd float %v12_2, %v14_1" [kernel.cpp:39]   --->   Operation 145 'fadd' 'v14_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 146 [2/5] (7.25ns)   --->   "%v14_2 = fadd float %v12_2, %v14_1" [kernel.cpp:39]   --->   Operation 146 'fadd' 'v14_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 147 [1/5] (7.25ns)   --->   "%v14_2 = fadd float %v12_2, %v14_1" [kernel.cpp:39]   --->   Operation 147 'fadd' 'v14_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 148 [5/5] (7.25ns)   --->   "%v14_3 = fadd float %v12_3, %v14_2" [kernel.cpp:39]   --->   Operation 148 'fadd' 'v14_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 149 [4/5] (7.25ns)   --->   "%v14_3 = fadd float %v12_3, %v14_2" [kernel.cpp:39]   --->   Operation 149 'fadd' 'v14_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 150 [3/5] (7.25ns)   --->   "%v14_3 = fadd float %v12_3, %v14_2" [kernel.cpp:39]   --->   Operation 150 'fadd' 'v14_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 151 [2/5] (7.25ns)   --->   "%v14_3 = fadd float %v12_3, %v14_2" [kernel.cpp:39]   --->   Operation 151 'fadd' 'v14_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [kernel.cpp:30]   --->   Operation 152 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 153 [1/5] (7.25ns)   --->   "%v14_3 = fadd float %v12_3, %v14_2" [kernel.cpp:39]   --->   Operation 153 'fadd' 'v14_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [22]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [22]  (0 ns)
	'sub' operation ('sub_ln45', kernel.cpp:45) [38]  (1.81 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:26) [41]  (0 ns)
	'sub' operation ('sub_ln36', kernel.cpp:36) [54]  (2.14 ns)

 <State 4>: 5.42ns
The critical path consists of the following:
	'phi' operation ('r_outer') with incoming values : ('r_outer', kernel.cpp:30) [61]  (0 ns)
	'add' operation ('add_ln36', kernel.cpp:36) [76]  (2.17 ns)
	'getelementptr' operation ('v1_0_addr', kernel.cpp:36) [78]  (0 ns)
	'load' operation ('v1_0_load', kernel.cpp:36) on array 'v1_0' [83]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_0_load', kernel.cpp:35) on array 'v0_0' [82]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:37) [84]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:37) [84]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:37) [84]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:37) [84]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:39) [85]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:39) [85]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:39) [85]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:39) [85]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:39) [85]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_1', kernel.cpp:39) [89]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_1', kernel.cpp:39) [89]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_1', kernel.cpp:39) [89]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_1', kernel.cpp:39) [89]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_1', kernel.cpp:39) [89]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [93]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [93]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [93]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [93]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_2', kernel.cpp:39) [93]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_3', kernel.cpp:39) [97]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_3', kernel.cpp:39) [97]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_3', kernel.cpp:39) [97]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_3', kernel.cpp:39) [97]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14_3', kernel.cpp:39) [97]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
