b1_blkmem.v,verilog,xil_defaultlib,../../../../mnist_test.srcs/sources_1/ip/b1_blkmem/sim/b1_blkmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
