The software accessible registers of the core are described in the following
tables. The tables give information on the name, read/write capability, address, width in bits, and a textual description.

\input{swreg}

