\doxysection{tb\+\_\+hcsr04\+\_\+ctrl.\+sim Architecture Reference}
\hypertarget{classtb__hcsr04__ctrl_1_1sim}{}\label{classtb__hcsr04__ctrl_1_1sim}\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim}{tb\+\_\+hcsr04\+\_\+ctrl\+::sim}}\newline
\doxysubsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_ab27d38b27896e23cd55a7584cb21f478}{stimulus\+\_\+process}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a80460e2651a5567bac2735fae97d54d7}{hcsr04\+\_\+ctrl}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a63c8b542d1230a2bbc92d781c167e2b4}{mensurar}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a020f53e1290862586542e2c071d13fd2}{pulse\+\_\+sent}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a363ab6f8ab2d8012a9064956aee5a83b}{timeout}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a9d54002745431e794538ad34cc5e6c94}{generate\+\_\+pulse}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa4eecf554239564654debbdb3462bc62}{reset\+\_\+counters}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa77a3e175b9f93fdda607084ef7e05f0}{store\+\_\+measurement}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a892d0da66e0781f9cd7b14cd3a4ee354}{watchdog\+\_\+en}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa9f0bff99541906dca97d90c5c886a44}{reset\+\_\+watchdog}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a0b17667de2e6a65f40821bc69de082e1}{pronto}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af7a044a397553c74c234b8f56cc48281}{db\+\_\+estado}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}{\bfseries }
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_adbad3c3680f398503a99a3093d1e4d2a}{id}}{\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_ab4a5d840f19bb6203249023ad5c63d2a}{duration}}{\bfseries {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a50fd3f1873ad58b9184fad2dee4efc4d}{distance\+\_\+cm}}{\bfseries {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a8db53aa9519660bf13487ba1ca1840f7}{uut\+\_\+hcsr04\+\_\+ctrl}}  {\bfseries hcsr04\+\_\+ctrl}   
\end{DoxyCompactItemize}


\doxysubsection{Member Function/\+Procedure/\+Process Documentation}
\Hypertarget{classtb__hcsr04__ctrl_1_1sim_ab27d38b27896e23cd55a7584cb21f478}\label{classtb__hcsr04__ctrl_1_1sim_ab27d38b27896e23cd55a7584cb21f478} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!stimulus\_process@{stimulus\_process}}
\index{stimulus\_process@{stimulus\_process}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{stimulus\_process()}{stimulus\_process()}}
{\footnotesize\ttfamily stimulus\+\_\+process}



\doxysubsection{Member Data Documentation}
\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}\label{classtb__hcsr04__ctrl_1_1sim_a755f633be1fdf28f498ded86ea4ecf12} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!clock@{clock}}
\index{clock@{clock}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}\label{classtb__hcsr04__ctrl_1_1sim_ab84df25c6774e16a8da128bf5ee9c107} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!clockPeriod@{clockPeriod}}
\index{clockPeriod@{clockPeriod}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{clockPeriod}{clockPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_af7a044a397553c74c234b8f56cc48281}\label{classtb__hcsr04__ctrl_1_1sim_af7a044a397553c74c234b8f56cc48281} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!db\_estado@{db\_estado}}
\index{db\_estado@{db\_estado}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{db\_estado}{db\_estado}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af7a044a397553c74c234b8f56cc48281}{db\+\_\+estado}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a50fd3f1873ad58b9184fad2dee4efc4d}\label{classtb__hcsr04__ctrl_1_1sim_a50fd3f1873ad58b9184fad2dee4efc4d} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!distance\_cm@{distance\_cm}}
\index{distance\_cm@{distance\_cm}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{distance\_cm}{distance\_cm}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a50fd3f1873ad58b9184fad2dee4efc4d}{distance\+\_\+cm}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_ab4a5d840f19bb6203249023ad5c63d2a}\label{classtb__hcsr04__ctrl_1_1sim_ab4a5d840f19bb6203249023ad5c63d2a} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!duration@{duration}}
\index{duration@{duration}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{duration}{duration}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_ab4a5d840f19bb6203249023ad5c63d2a}{duration}} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}\label{classtb__hcsr04__ctrl_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!echo@{echo}}
\index{echo@{echo}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{echo}{echo}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a9d54002745431e794538ad34cc5e6c94}\label{classtb__hcsr04__ctrl_1_1sim_a9d54002745431e794538ad34cc5e6c94} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!generate\_pulse@{generate\_pulse}}
\index{generate\_pulse@{generate\_pulse}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{generate\_pulse}{generate\_pulse}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a9d54002745431e794538ad34cc5e6c94}{generate\+\_\+pulse}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a80460e2651a5567bac2735fae97d54d7}\label{classtb__hcsr04__ctrl_1_1sim_a80460e2651a5567bac2735fae97d54d7} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!hcsr04\_ctrl@{hcsr04\_ctrl}}
\index{hcsr04\_ctrl@{hcsr04\_ctrl}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{hcsr04\_ctrl}{hcsr04\_ctrl}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a80460e2651a5567bac2735fae97d54d7}{hcsr04\+\_\+ctrl}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_adbad3c3680f398503a99a3093d1e4d2a}\label{classtb__hcsr04__ctrl_1_1sim_adbad3c3680f398503a99a3093d1e4d2a} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!id@{id}}
\index{id@{id}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{id}{id}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_adbad3c3680f398503a99a3093d1e4d2a}{id}} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a63c8b542d1230a2bbc92d781c167e2b4}\label{classtb__hcsr04__ctrl_1_1sim_a63c8b542d1230a2bbc92d781c167e2b4} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!mensurar@{mensurar}}
\index{mensurar@{mensurar}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{mensurar}{mensurar}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a63c8b542d1230a2bbc92d781c167e2b4}{mensurar}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a0b17667de2e6a65f40821bc69de082e1}\label{classtb__hcsr04__ctrl_1_1sim_a0b17667de2e6a65f40821bc69de082e1} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!pronto@{pronto}}
\index{pronto@{pronto}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{pronto}{pronto}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a0b17667de2e6a65f40821bc69de082e1}{pronto}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a020f53e1290862586542e2c071d13fd2}\label{classtb__hcsr04__ctrl_1_1sim_a020f53e1290862586542e2c071d13fd2} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!pulse\_sent@{pulse\_sent}}
\index{pulse\_sent@{pulse\_sent}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{pulse\_sent}{pulse\_sent}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a020f53e1290862586542e2c071d13fd2}{pulse\+\_\+sent}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a25b8587799d98573083d58f52b827438}\label{classtb__hcsr04__ctrl_1_1sim_a25b8587799d98573083d58f52b827438} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!pulse\_width@{pulse\_width}}
\index{pulse\_width@{pulse\_width}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{pulse\_width}{pulse\_width}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}\label{classtb__hcsr04__ctrl_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!reset@{reset}}
\index{reset@{reset}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_aa4eecf554239564654debbdb3462bc62}\label{classtb__hcsr04__ctrl_1_1sim_aa4eecf554239564654debbdb3462bc62} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!reset\_counters@{reset\_counters}}
\index{reset\_counters@{reset\_counters}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{reset\_counters}{reset\_counters}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa4eecf554239564654debbdb3462bc62}{reset\+\_\+counters}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_aa9f0bff99541906dca97d90c5c886a44}\label{classtb__hcsr04__ctrl_1_1sim_aa9f0bff99541906dca97d90c5c886a44} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!reset\_watchdog@{reset\_watchdog}}
\index{reset\_watchdog@{reset\_watchdog}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{reset\_watchdog}{reset\_watchdog}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa9f0bff99541906dca97d90c5c886a44}{reset\+\_\+watchdog}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_aa77a3e175b9f93fdda607084ef7e05f0}\label{classtb__hcsr04__ctrl_1_1sim_aa77a3e175b9f93fdda607084ef7e05f0} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!store\_measurement@{store\_measurement}}
\index{store\_measurement@{store\_measurement}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{store\_measurement}{store\_measurement}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_aa77a3e175b9f93fdda607084ef7e05f0}{store\+\_\+measurement}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f}\label{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!test\_array@{test\_array}}
\index{test\_array@{test\_array}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{test\_array}{test\_array}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}\label{classtb__hcsr04__ctrl_1_1sim_a15e4449febf14efe27dcaeb9954eed9d} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!test\_array\_inst@{test\_array\_inst}}
\index{test\_array\_inst@{test\_array\_inst}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_inst}{test\_array\_inst}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}\label{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!test\_array\_type@{test\_array\_type}}
\index{test\_array\_type@{test\_array\_type}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_type}{test\_array\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a363ab6f8ab2d8012a9064956aee5a83b}\label{classtb__hcsr04__ctrl_1_1sim_a363ab6f8ab2d8012a9064956aee5a83b} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!timeout@{timeout}}
\index{timeout@{timeout}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{timeout}{timeout}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a363ab6f8ab2d8012a9064956aee5a83b}{timeout}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a8db53aa9519660bf13487ba1ca1840f7}\label{classtb__hcsr04__ctrl_1_1sim_a8db53aa9519660bf13487ba1ca1840f7} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!uut\_hcsr04\_ctrl@{uut\_hcsr04\_ctrl}}
\index{uut\_hcsr04\_ctrl@{uut\_hcsr04\_ctrl}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{uut\_hcsr04\_ctrl}{uut\_hcsr04\_ctrl}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a8db53aa9519660bf13487ba1ca1840f7}{uut\+\_\+hcsr04\+\_\+ctrl}} {\bfseries \textcolor{vhdlchar}{hcsr04\_ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}

\Hypertarget{classtb__hcsr04__ctrl_1_1sim_a892d0da66e0781f9cd7b14cd3a4ee354}\label{classtb__hcsr04__ctrl_1_1sim_a892d0da66e0781f9cd7b14cd3a4ee354} 
\index{tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}!watchdog\_en@{watchdog\_en}}
\index{watchdog\_en@{watchdog\_en}!tb\_hcsr04\_ctrl.sim@{tb\_hcsr04\_ctrl.sim}}
\doxysubsubsection{\texorpdfstring{watchdog\_en}{watchdog\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04__ctrl_1_1sim_a892d0da66e0781f9cd7b14cd3a4ee354}{watchdog\+\_\+en}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
week2/simulation/\mbox{\hyperlink{tb__hcsr04__ctrl_8vhdl}{tb\+\_\+hcsr04\+\_\+ctrl.\+vhdl}}\end{DoxyCompactItemize}
