// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_filter_HH_
#define _sobel_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "getVal.h"
#include "sobel_filter_mac_bkb.h"
#include "sobel_filter_x_op.h"
#include "sobel_filter_y_op.h"
#include "sobel_filter_AXILiteS_s_axi.h"
#include "sobel_filter_gmem_m_axi.h"
#include "sobel_filter_gmem2_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM2_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM2_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct sobel_filter : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_out< sc_logic > m_axi_gmem2_AWVALID;
    sc_in< sc_logic > m_axi_gmem2_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_ADDR_WIDTH> > m_axi_gmem2_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_AWID;
    sc_out< sc_lv<8> > m_axi_gmem2_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem2_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem2_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem2_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem2_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM2_AWUSER_WIDTH> > m_axi_gmem2_AWUSER;
    sc_out< sc_logic > m_axi_gmem2_WVALID;
    sc_in< sc_logic > m_axi_gmem2_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH> > m_axi_gmem2_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH/8> > m_axi_gmem2_WSTRB;
    sc_out< sc_logic > m_axi_gmem2_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_WID;
    sc_out< sc_uint<C_M_AXI_GMEM2_WUSER_WIDTH> > m_axi_gmem2_WUSER;
    sc_out< sc_logic > m_axi_gmem2_ARVALID;
    sc_in< sc_logic > m_axi_gmem2_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM2_ADDR_WIDTH> > m_axi_gmem2_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_ARID;
    sc_out< sc_lv<8> > m_axi_gmem2_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem2_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem2_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem2_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem2_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM2_ARUSER_WIDTH> > m_axi_gmem2_ARUSER;
    sc_in< sc_logic > m_axi_gmem2_RVALID;
    sc_out< sc_logic > m_axi_gmem2_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM2_DATA_WIDTH> > m_axi_gmem2_RDATA;
    sc_in< sc_logic > m_axi_gmem2_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_RID;
    sc_in< sc_uint<C_M_AXI_GMEM2_RUSER_WIDTH> > m_axi_gmem2_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem2_RRESP;
    sc_in< sc_logic > m_axi_gmem2_BVALID;
    sc_out< sc_logic > m_axi_gmem2_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem2_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM2_ID_WIDTH> > m_axi_gmem2_BID;
    sc_in< sc_uint<C_M_AXI_GMEM2_BUSER_WIDTH> > m_axi_gmem2_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const7;


    // Module declarations
    sobel_filter(sc_module_name name);
    SC_HAS_PROCESS(sobel_filter);

    ~sobel_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_filter_x_op* x_op_U;
    sobel_filter_y_op* y_op_U;
    sobel_filter_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* sobel_filter_AXILiteS_s_axi_U;
    sobel_filter_gmem_m_axi<8,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* sobel_filter_gmem_m_axi_U;
    sobel_filter_gmem2_m_axi<32,32,5,16,16,16,16,C_M_AXI_GMEM2_ID_WIDTH,C_M_AXI_GMEM2_ADDR_WIDTH,C_M_AXI_GMEM2_DATA_WIDTH,C_M_AXI_GMEM2_AWUSER_WIDTH,C_M_AXI_GMEM2_ARUSER_WIDTH,C_M_AXI_GMEM2_WUSER_WIDTH,C_M_AXI_GMEM2_RUSER_WIDTH,C_M_AXI_GMEM2_BUSER_WIDTH,C_M_AXI_GMEM2_USER_VALUE,C_M_AXI_GMEM2_PROT_VALUE,C_M_AXI_GMEM2_CACHE_VALUE>* sobel_filter_gmem2_m_axi_U;
    getVal* grp_getVal_fu_276;
    sobel_filter_mac_bkb<1,1,8,3,32,32>* sobel_filter_mac_bkb_U5;
    sobel_filter_mac_bkb<1,1,8,3,32,32>* sobel_filter_mac_bkb_U6;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<26> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > inter_pix;
    sc_signal< sc_lv<32> > out_pix;
    sc_signal< sc_lv<4> > x_op_address0;
    sc_signal< sc_logic > x_op_ce0;
    sc_signal< sc_lv<3> > x_op_q0;
    sc_signal< sc_lv<4> > y_op_address0;
    sc_signal< sc_logic > y_op_ce0;
    sc_signal< sc_lv<3> > y_op_q0;
    sc_signal< sc_logic > gmem2_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > gmem2_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > gmem2_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > tmp_17_reg_834;
    sc_signal< sc_lv<1> > tmp_27_reg_838;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<8> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_logic > gmem2_AWVALID;
    sc_signal< sc_logic > gmem2_AWREADY;
    sc_signal< sc_logic > gmem2_WVALID;
    sc_signal< sc_logic > gmem2_WREADY;
    sc_signal< sc_lv<32> > gmem2_WDATA;
    sc_signal< sc_logic > gmem2_ARREADY;
    sc_signal< sc_logic > gmem2_RVALID;
    sc_signal< sc_lv<32> > gmem2_RDATA;
    sc_signal< sc_logic > gmem2_RLAST;
    sc_signal< sc_lv<1> > gmem2_RID;
    sc_signal< sc_lv<1> > gmem2_RUSER;
    sc_signal< sc_lv<2> > gmem2_RRESP;
    sc_signal< sc_logic > gmem2_BVALID;
    sc_signal< sc_logic > gmem2_BREADY;
    sc_signal< sc_lv<2> > gmem2_BRESP;
    sc_signal< sc_lv<1> > gmem2_BID;
    sc_signal< sc_lv<1> > gmem2_BUSER;
    sc_signal< sc_lv<32> > grp_fu_286_p2;
    sc_signal< sc_lv<32> > reg_294;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_5_fu_369_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_403_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_421_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond_fu_605_p2;
    sc_signal< sc_lv<8> > grp_getVal_fu_276_ap_return;
    sc_signal< sc_lv<8> > reg_298;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_getVal_fu_276_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > inter_pix_read_reg_793;
    sc_signal< sc_lv<32> > tmp_6_fu_319_p1;
    sc_signal< sc_lv<32> > tmp_6_reg_798;
    sc_signal< sc_lv<11> > i_1_fu_329_p2;
    sc_signal< sc_lv<11> > i_1_reg_806;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<23> > tmp_4_fu_359_p2;
    sc_signal< sc_lv<23> > tmp_4_reg_811;
    sc_signal< sc_lv<1> > tmp_1_fu_323_p2;
    sc_signal< sc_lv<11> > j_3_fu_375_p2;
    sc_signal< sc_lv<11> > j_3_reg_819;
    sc_signal< sc_lv<23> > fullIndex_assign_fu_381_p2;
    sc_signal< sc_lv<23> > fullIndex_assign_reg_824;
    sc_signal< sc_lv<32> > fullIndex_assign_cas_fu_386_p1;
    sc_signal< sc_lv<32> > fullIndex_assign_cas_reg_829;
    sc_signal< sc_lv<5> > tmp_21_fu_443_p2;
    sc_signal< sc_lv<5> > tmp_21_reg_842;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > i_2_fu_455_p2;
    sc_signal< sc_lv<2> > i_2_reg_850;
    sc_signal< sc_lv<2> > tmp_15_fu_461_p2;
    sc_signal< sc_lv<2> > tmp_15_reg_855;
    sc_signal< sc_lv<1> > exitcond1_i_fu_449_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_515_p2;
    sc_signal< sc_lv<8> > tmp_11_reg_860;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > j_1_fu_542_p2;
    sc_signal< sc_lv<2> > j_1_reg_880;
    sc_signal< sc_lv<2> > tmp_16_fu_548_p2;
    sc_signal< sc_lv<2> > tmp_16_reg_885;
    sc_signal< sc_lv<1> > exitcond_i_fu_536_p2;
    sc_signal< sc_lv<3> > x_op_load_reg_890;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > y_op_load_reg_895;
    sc_signal< sc_lv<32> > grp_fu_771_p3;
    sc_signal< sc_lv<32> > x_weight_reg_900;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > grp_fu_779_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > val_fu_597_p3;
    sc_signal< sc_lv<8> > val_reg_910;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > j_2_fu_611_p2;
    sc_signal< sc_logic > ap_sig_ioackin_gmem2_AWREADY;
    sc_signal< sc_logic > grp_getVal_fu_276_ap_start;
    sc_signal< sc_logic > grp_getVal_fu_276_ap_idle;
    sc_signal< sc_logic > grp_getVal_fu_276_ap_ready;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_AWVALID;
    sc_signal< sc_lv<32> > grp_getVal_fu_276_m_axi_Y_AWADDR;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_AWID;
    sc_signal< sc_lv<32> > grp_getVal_fu_276_m_axi_Y_AWLEN;
    sc_signal< sc_lv<3> > grp_getVal_fu_276_m_axi_Y_AWSIZE;
    sc_signal< sc_lv<2> > grp_getVal_fu_276_m_axi_Y_AWBURST;
    sc_signal< sc_lv<2> > grp_getVal_fu_276_m_axi_Y_AWLOCK;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_AWCACHE;
    sc_signal< sc_lv<3> > grp_getVal_fu_276_m_axi_Y_AWPROT;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_AWQOS;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_AWREGION;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_AWUSER;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_WVALID;
    sc_signal< sc_lv<8> > grp_getVal_fu_276_m_axi_Y_WDATA;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_WSTRB;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_WLAST;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_WID;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_WUSER;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_ARVALID;
    sc_signal< sc_lv<32> > grp_getVal_fu_276_m_axi_Y_ARADDR;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_ARID;
    sc_signal< sc_lv<32> > grp_getVal_fu_276_m_axi_Y_ARLEN;
    sc_signal< sc_lv<3> > grp_getVal_fu_276_m_axi_Y_ARSIZE;
    sc_signal< sc_lv<2> > grp_getVal_fu_276_m_axi_Y_ARBURST;
    sc_signal< sc_lv<2> > grp_getVal_fu_276_m_axi_Y_ARLOCK;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_ARCACHE;
    sc_signal< sc_lv<3> > grp_getVal_fu_276_m_axi_Y_ARPROT;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_ARQOS;
    sc_signal< sc_lv<4> > grp_getVal_fu_276_m_axi_Y_ARREGION;
    sc_signal< sc_lv<1> > grp_getVal_fu_276_m_axi_Y_ARUSER;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_RREADY;
    sc_signal< sc_logic > grp_getVal_fu_276_m_axi_Y_BREADY;
    sc_signal< sc_lv<11> > i_reg_172;
    sc_signal< sc_lv<11> > j_reg_184;
    sc_signal< bool > ap_predicate_op176_writeresp_state19;
    sc_signal< bool > ap_block_state19;
    sc_signal< sc_lv<32> > y_weight_0_i_reg_195;
    sc_signal< sc_lv<32> > x_weight_0_i_reg_207;
    sc_signal< sc_lv<2> > i_0_i_reg_219;
    sc_signal< sc_lv<32> > y_weight_1_i_reg_230;
    sc_signal< sc_lv<32> > x_weight_1_i_reg_242;
    sc_signal< sc_lv<2> > j_0_i_reg_254;
    sc_signal< sc_lv<3> > j1_reg_265;
    sc_signal< sc_logic > ap_reg_grp_getVal_fu_276_ap_start;
    sc_signal< sc_lv<32> > tmp_22_cast1_fu_530_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem2_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem2_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem2_WREADY;
    sc_signal< sc_lv<32> > four_fu_120;
    sc_signal< sc_lv<32> > four_1_fu_760_p2;
    sc_signal< sc_lv<32> > grp_fu_286_p1;
    sc_signal< sc_lv<30> > out_pix3_fu_309_p4;
    sc_signal< sc_lv<22> > p_shl_fu_335_p3;
    sc_signal< sc_lv<18> > p_shl5_fu_347_p3;
    sc_signal< sc_lv<23> > p_shl_cast_fu_343_p1;
    sc_signal< sc_lv<23> > p_shl5_cast_fu_355_p1;
    sc_signal< sc_lv<23> > j_cast6_fu_365_p1;
    sc_signal< sc_lv<1> > tmp_7_fu_397_p2;
    sc_signal< sc_lv<1> > tmp_fu_391_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_415_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_409_p2;
    sc_signal< sc_lv<4> > tmp_19_fu_431_p3;
    sc_signal< sc_lv<5> > p_shl6_cast_fu_439_p1;
    sc_signal< sc_lv<5> > i_0_i_cast5_cast_fu_427_p1;
    sc_signal< sc_lv<8> > tmp_28_fu_473_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_467_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_477_p2;
    sc_signal< sc_lv<8> > tmp_29_fu_497_p1;
    sc_signal< sc_lv<1> > tmp_3_fu_491_p2;
    sc_signal< sc_lv<8> > tmp_8_fu_501_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_483_p3;
    sc_signal< sc_lv<8> > tmp_10_fu_507_p3;
    sc_signal< sc_lv<5> > j_0_i_cast4_cast_fu_521_p1;
    sc_signal< sc_lv<5> > tmp_22_fu_525_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_573_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_591_p2;
    sc_signal< sc_lv<8> > p_i_fu_583_p3;
    sc_signal< sc_lv<8> > edge_val_fu_568_p2;
    sc_signal< sc_lv<2> > tmp_30_fu_617_p1;
    sc_signal< sc_lv<5> > start_pos_fu_621_p3;
    sc_signal< sc_lv<5> > end_pos_fu_629_p2;
    sc_signal< sc_lv<6> > tmp_32_fu_641_p1;
    sc_signal< sc_lv<1> > tmp_31_fu_635_p2;
    sc_signal< sc_lv<6> > tmp_33_fu_645_p1;
    sc_signal< sc_lv<6> > tmp_35_fu_652_p2;
    sc_signal< sc_lv<6> > tmp_36_fu_658_p3;
    sc_signal< sc_lv<6> > tmp_38_fu_674_p3;
    sc_signal< sc_lv<6> > tmp_37_fu_666_p3;
    sc_signal< sc_lv<6> > tmp_39_fu_682_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_649_p1;
    sc_signal< sc_lv<32> > tmp_40_fu_688_p1;
    sc_signal< sc_lv<32> > tmp_43_fu_700_p2;
    sc_signal< sc_lv<32> > tmp_44_fu_706_p4;
    sc_signal< sc_lv<32> > tmp_41_fu_692_p1;
    sc_signal< sc_lv<32> > tmp_42_fu_696_p1;
    sc_signal< sc_lv<32> > tmp_46_fu_724_p2;
    sc_signal< sc_lv<32> > tmp_47_fu_730_p2;
    sc_signal< sc_lv<32> > p_demorgan_fu_736_p2;
    sc_signal< sc_lv<32> > tmp_48_fu_742_p2;
    sc_signal< sc_lv<32> > tmp_45_fu_716_p3;
    sc_signal< sc_lv<32> > tmp_49_fu_748_p2;
    sc_signal< sc_lv<32> > tmp_50_fu_754_p2;
    sc_signal< sc_lv<8> > grp_fu_771_p0;
    sc_signal< sc_lv<8> > grp_fu_779_p0;
    sc_signal< sc_lv<26> > ap_NS_fsm;
    sc_signal< sc_lv<12> > grp_fu_771_p00;
    sc_signal< sc_lv<12> > grp_fu_779_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<26> ap_ST_fsm_state1;
    static const sc_lv<26> ap_ST_fsm_state2;
    static const sc_lv<26> ap_ST_fsm_state3;
    static const sc_lv<26> ap_ST_fsm_state4;
    static const sc_lv<26> ap_ST_fsm_state5;
    static const sc_lv<26> ap_ST_fsm_state6;
    static const sc_lv<26> ap_ST_fsm_state7;
    static const sc_lv<26> ap_ST_fsm_state8;
    static const sc_lv<26> ap_ST_fsm_state9;
    static const sc_lv<26> ap_ST_fsm_state10;
    static const sc_lv<26> ap_ST_fsm_state11;
    static const sc_lv<26> ap_ST_fsm_state12;
    static const sc_lv<26> ap_ST_fsm_state13;
    static const sc_lv<26> ap_ST_fsm_state14;
    static const sc_lv<26> ap_ST_fsm_state15;
    static const sc_lv<26> ap_ST_fsm_state16;
    static const sc_lv<26> ap_ST_fsm_state17;
    static const sc_lv<26> ap_ST_fsm_state18;
    static const sc_lv<26> ap_ST_fsm_state19;
    static const sc_lv<26> ap_ST_fsm_state20;
    static const sc_lv<26> ap_ST_fsm_state21;
    static const sc_lv<26> ap_ST_fsm_state22;
    static const sc_lv<26> ap_ST_fsm_state23;
    static const sc_lv<26> ap_ST_fsm_state24;
    static const sc_lv<26> ap_ST_fsm_state25;
    static const sc_lv<26> ap_ST_fsm_state26;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM2_USER_VALUE;
    static const int C_M_AXI_GMEM2_PROT_VALUE;
    static const int C_M_AXI_GMEM2_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<11> ap_const_lv11_437;
    static const sc_lv<11> ap_const_lv11_77F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_37;
    static const sc_lv<8> ap_const_lv8_9B;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state19();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_predicate_op176_writeresp_state19();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem2_AWREADY();
    void thread_ap_sig_ioackin_gmem2_WREADY();
    void thread_edge_val_fu_568_p2();
    void thread_end_pos_fu_629_p2();
    void thread_exitcond1_i_fu_449_p2();
    void thread_exitcond_fu_605_p2();
    void thread_exitcond_i_fu_536_p2();
    void thread_four_1_fu_760_p2();
    void thread_fullIndex_assign_cas_fu_386_p1();
    void thread_fullIndex_assign_fu_381_p2();
    void thread_gmem2_AWVALID();
    void thread_gmem2_BREADY();
    void thread_gmem2_WDATA();
    void thread_gmem2_WVALID();
    void thread_gmem2_blk_n_AW();
    void thread_gmem2_blk_n_B();
    void thread_gmem2_blk_n_W();
    void thread_gmem_ARVALID();
    void thread_gmem_RREADY();
    void thread_grp_fu_286_p1();
    void thread_grp_fu_286_p2();
    void thread_grp_fu_771_p0();
    void thread_grp_fu_771_p00();
    void thread_grp_fu_779_p0();
    void thread_grp_fu_779_p00();
    void thread_grp_getVal_fu_276_ap_start();
    void thread_i_0_i_cast5_cast_fu_427_p1();
    void thread_i_1_fu_329_p2();
    void thread_i_2_fu_455_p2();
    void thread_j_0_i_cast4_cast_fu_521_p1();
    void thread_j_1_fu_542_p2();
    void thread_j_2_fu_611_p2();
    void thread_j_3_fu_375_p2();
    void thread_j_cast6_fu_365_p1();
    void thread_out_pix3_fu_309_p4();
    void thread_p_demorgan_fu_736_p2();
    void thread_p_i_fu_583_p3();
    void thread_p_shl5_cast_fu_355_p1();
    void thread_p_shl5_fu_347_p3();
    void thread_p_shl6_cast_fu_439_p1();
    void thread_p_shl_cast_fu_343_p1();
    void thread_p_shl_fu_335_p3();
    void thread_start_pos_fu_621_p3();
    void thread_tmp_10_fu_507_p3();
    void thread_tmp_11_fu_515_p2();
    void thread_tmp_12_fu_573_p2();
    void thread_tmp_13_fu_578_p2();
    void thread_tmp_14_fu_591_p2();
    void thread_tmp_15_fu_461_p2();
    void thread_tmp_16_fu_548_p2();
    void thread_tmp_17_fu_403_p2();
    void thread_tmp_19_fu_431_p3();
    void thread_tmp_1_fu_323_p2();
    void thread_tmp_21_fu_443_p2();
    void thread_tmp_22_cast1_fu_530_p1();
    void thread_tmp_22_fu_525_p2();
    void thread_tmp_25_fu_409_p2();
    void thread_tmp_26_fu_415_p2();
    void thread_tmp_27_fu_421_p2();
    void thread_tmp_28_fu_473_p1();
    void thread_tmp_29_fu_497_p1();
    void thread_tmp_2_fu_483_p3();
    void thread_tmp_30_fu_617_p1();
    void thread_tmp_31_fu_635_p2();
    void thread_tmp_32_fu_641_p1();
    void thread_tmp_33_fu_645_p1();
    void thread_tmp_34_fu_649_p1();
    void thread_tmp_35_fu_652_p2();
    void thread_tmp_36_fu_658_p3();
    void thread_tmp_37_fu_666_p3();
    void thread_tmp_38_fu_674_p3();
    void thread_tmp_39_fu_682_p2();
    void thread_tmp_3_fu_491_p2();
    void thread_tmp_40_fu_688_p1();
    void thread_tmp_41_fu_692_p1();
    void thread_tmp_42_fu_696_p1();
    void thread_tmp_43_fu_700_p2();
    void thread_tmp_44_fu_706_p4();
    void thread_tmp_45_fu_716_p3();
    void thread_tmp_46_fu_724_p2();
    void thread_tmp_47_fu_730_p2();
    void thread_tmp_48_fu_742_p2();
    void thread_tmp_49_fu_748_p2();
    void thread_tmp_4_fu_359_p2();
    void thread_tmp_50_fu_754_p2();
    void thread_tmp_5_fu_369_p2();
    void thread_tmp_6_fu_319_p1();
    void thread_tmp_7_fu_397_p2();
    void thread_tmp_8_fu_501_p2();
    void thread_tmp_9_fu_477_p2();
    void thread_tmp_fu_391_p2();
    void thread_tmp_s_fu_467_p2();
    void thread_val_fu_597_p3();
    void thread_x_op_address0();
    void thread_x_op_ce0();
    void thread_y_op_address0();
    void thread_y_op_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
