<def f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='33' macro='1' type='const MCPhysReg [8]'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='514' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand18addRegCRRCOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='519' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand20addCRBitMaskOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1202' u='r' c='_ZN12_GLOBAL__N_112PPCAsmParser17MatchRegisterNameERjRl'/>
<def f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1' type='const MCPhysReg [8]'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='86' u='r' c='_ZL23DecodeCRRCRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='92' u='r' c='_ZL24DecodeCRRC0RegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='330' u='r' c='_ZL19decodeCRBitMOperandRN4llvm6MCInstEmlPKv'/>
