 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : mem_wb_reg
Version: D-2010.03-SP5
Date   : Tue Mar 15 20:43:27 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U25/ZN (AOI22_X1)                        0.09       0.15 r
  U24/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U49/ZN (AOI22_X1)                        0.09       0.15 r
  U48/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U45/ZN (AOI22_X1)                        0.09       0.15 r
  U44/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U41/ZN (AOI22_X1)                        0.09       0.15 r
  U40/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U37/ZN (AOI22_X1)                        0.09       0.15 r
  U36/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U33/ZN (AOI22_X1)                        0.09       0.15 r
  U32/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U29/ZN (AOI22_X1)                        0.09       0.15 r
  U28/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U23/ZN (AOI22_X1)                        0.09       0.15 r
  U22/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U21/ZN (AOI22_X1)                        0.09       0.15 r
  U20/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U19/ZN (AOI22_X1)                        0.09       0.15 r
  U18/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U17/ZN (AOI22_X1)                        0.09       0.15 r
  U16/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U15/ZN (AOI22_X1)                        0.09       0.15 r
  U14/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U13/ZN (AOI22_X1)                        0.09       0.15 r
  U12/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U11/ZN (AOI22_X1)                        0.09       0.15 r
  U10/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U9/ZN (AOI22_X1)                         0.09       0.15 r
  U8/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U7/ZN (AOI22_X1)                         0.09       0.15 r
  U6/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U5/ZN (AOI22_X1)                         0.09       0.15 r
  U4/ZN (INV_X1)                           0.03       0.17 f
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U359/ZN (AOI22_X1)                       0.09       0.15 r
  U358/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U179/ZN (AOI22_X1)                       0.09       0.15 r
  U178/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U157/ZN (AOI22_X1)                       0.09       0.15 r
  U156/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U135/ZN (AOI22_X1)                       0.09       0.15 r
  U134/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U113/ZN (AOI22_X1)                       0.09       0.15 r
  U112/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U91/ZN (AOI22_X1)                        0.09       0.15 r
  U90/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U69/ZN (AOI22_X1)                        0.09       0.15 r
  U68/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U47/ZN (AOI22_X1)                        0.09       0.15 r
  U46/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U293/ZN (AOI22_X1)                       0.09       0.15 r
  U292/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U271/ZN (AOI22_X1)                       0.09       0.15 r
  U270/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U249/ZN (AOI22_X1)                       0.09       0.15 r
  U248/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U227/ZN (AOI22_X1)                       0.09       0.15 r
  U226/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U205/ZN (AOI22_X1)                       0.09       0.15 r
  U204/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U185/ZN (AOI22_X1)                       0.09       0.15 r
  U184/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U183/ZN (AOI22_X1)                       0.09       0.15 r
  U182/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U181/ZN (AOI22_X1)                       0.09       0.15 r
  U180/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U177/ZN (AOI22_X1)                       0.09       0.15 r
  U176/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U175/ZN (AOI22_X1)                       0.09       0.15 r
  U174/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U173/ZN (AOI22_X1)                       0.09       0.15 r
  U172/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U171/ZN (AOI22_X1)                       0.09       0.15 r
  U170/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U169/ZN (AOI22_X1)                       0.09       0.15 r
  U168/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U167/ZN (AOI22_X1)                       0.09       0.15 r
  U166/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U165/ZN (AOI22_X1)                       0.09       0.15 r
  U164/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U163/ZN (AOI22_X1)                       0.09       0.15 r
  U162/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U161/ZN (AOI22_X1)                       0.09       0.15 r
  U160/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U159/ZN (AOI22_X1)                       0.09       0.15 r
  U158/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U155/ZN (AOI22_X1)                       0.09       0.15 r
  U154/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U153/ZN (AOI22_X1)                       0.09       0.15 r
  U152/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U151/ZN (AOI22_X1)                       0.09       0.15 r
  U150/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U149/ZN (AOI22_X1)                       0.09       0.15 r
  U148/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U147/ZN (AOI22_X1)                       0.09       0.15 r
  U146/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U145/ZN (AOI22_X1)                       0.09       0.15 r
  U144/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U143/ZN (AOI22_X1)                       0.09       0.15 r
  U142/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U141/ZN (AOI22_X1)                       0.09       0.15 r
  U140/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U139/ZN (AOI22_X1)                       0.09       0.15 r
  U138/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U137/ZN (AOI22_X1)                       0.09       0.15 r
  U136/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U133/ZN (AOI22_X1)                       0.09       0.15 r
  U132/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U131/ZN (AOI22_X1)                       0.09       0.15 r
  U130/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U129/ZN (AOI22_X1)                       0.09       0.15 r
  U128/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U127/ZN (AOI22_X1)                       0.09       0.15 r
  U126/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U125/ZN (AOI22_X1)                       0.09       0.15 r
  U124/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U123/ZN (AOI22_X1)                       0.09       0.15 r
  U122/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U121/ZN (AOI22_X1)                       0.09       0.15 r
  U120/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U119/ZN (AOI22_X1)                       0.09       0.15 r
  U118/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U117/ZN (AOI22_X1)                       0.09       0.15 r
  U116/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U115/ZN (AOI22_X1)                       0.09       0.15 r
  U114/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U111/ZN (AOI22_X1)                       0.09       0.15 r
  U110/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U109/ZN (AOI22_X1)                       0.09       0.15 r
  U108/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U107/ZN (AOI22_X1)                       0.09       0.15 r
  U106/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U105/ZN (AOI22_X1)                       0.09       0.15 r
  U104/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U103/ZN (AOI22_X1)                       0.09       0.15 r
  U102/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U101/ZN (AOI22_X1)                       0.09       0.15 r
  U100/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U99/ZN (AOI22_X1)                        0.09       0.15 r
  U98/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U97/ZN (AOI22_X1)                        0.09       0.15 r
  U96/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U95/ZN (AOI22_X1)                        0.09       0.15 r
  U94/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U93/ZN (AOI22_X1)                        0.09       0.15 r
  U92/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U89/ZN (AOI22_X1)                        0.09       0.15 r
  U88/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U87/ZN (AOI22_X1)                        0.09       0.15 r
  U86/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U85/ZN (AOI22_X1)                        0.09       0.15 r
  U84/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U83/ZN (AOI22_X1)                        0.09       0.15 r
  U82/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U81/ZN (AOI22_X1)                        0.09       0.15 r
  U80/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U79/ZN (AOI22_X1)                        0.09       0.15 r
  U78/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U386/ZN (INV_X4)                         0.04       0.06 f
  U77/ZN (AOI22_X1)                        0.09       0.15 r
  U76/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U385/ZN (INV_X4)                         0.02       0.02 r
  U387/ZN (INV_X4)                         0.04       0.06 f
  U75/ZN (AOI22_X1)                        0.09       0.15 r
  U74/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U73/ZN (AOI22_X1)                        0.09       0.15 r
  U72/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U71/ZN (AOI22_X1)                        0.09       0.15 r
  U70/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U67/ZN (AOI22_X1)                        0.09       0.15 r
  U66/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U65/ZN (AOI22_X1)                        0.09       0.15 r
  U64/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U63/ZN (AOI22_X1)                        0.09       0.15 r
  U62/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U61/ZN (AOI22_X1)                        0.09       0.15 r
  U60/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U59/ZN (AOI22_X1)                        0.09       0.15 r
  U58/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U57/ZN (AOI22_X1)                        0.09       0.15 r
  U56/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U55/ZN (AOI22_X1)                        0.09       0.15 r
  U54/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U53/ZN (AOI22_X1)                        0.09       0.15 r
  U52/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U51/ZN (AOI22_X1)                        0.09       0.15 r
  U50/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U43/ZN (AOI22_X1)                        0.09       0.15 r
  U42/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U39/ZN (AOI22_X1)                        0.09       0.15 r
  U38/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U35/ZN (AOI22_X1)                        0.09       0.15 r
  U34/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U31/ZN (AOI22_X1)                        0.09       0.15 r
  U30/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U389/ZN (INV_X4)                         0.04       0.06 f
  U27/ZN (AOI22_X1)                        0.09       0.15 r
  U26/ZN (INV_X1)                          0.03       0.17 f
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U355/ZN (AOI22_X1)                       0.09       0.15 r
  U354/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U351/ZN (AOI22_X1)                       0.09       0.15 r
  U350/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U347/ZN (AOI22_X1)                       0.09       0.15 r
  U346/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U343/ZN (AOI22_X1)                       0.09       0.15 r
  U342/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U339/ZN (AOI22_X1)                       0.09       0.15 r
  U338/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U313/ZN (AOI22_X1)                       0.09       0.15 r
  U312/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U311/ZN (AOI22_X1)                       0.09       0.15 r
  U310/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U309/ZN (AOI22_X1)                       0.09       0.15 r
  U308/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U307/ZN (AOI22_X1)                       0.09       0.15 r
  U306/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U305/ZN (AOI22_X1)                       0.09       0.15 r
  U304/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U303/ZN (AOI22_X1)                       0.09       0.15 r
  U302/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U301/ZN (AOI22_X1)                       0.09       0.15 r
  U300/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U299/ZN (AOI22_X1)                       0.09       0.15 r
  U298/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U297/ZN (AOI22_X1)                       0.09       0.15 r
  U296/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U295/ZN (AOI22_X1)                       0.09       0.15 r
  U294/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U392/ZN (INV_X4)                         0.04       0.06 f
  U291/ZN (AOI22_X1)                       0.09       0.15 r
  U290/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U289/ZN (AOI22_X1)                       0.09       0.15 r
  U288/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U287/ZN (AOI22_X1)                       0.09       0.15 r
  U286/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U285/ZN (AOI22_X1)                       0.09       0.15 r
  U284/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U283/ZN (AOI22_X1)                       0.09       0.15 r
  U282/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U281/ZN (AOI22_X1)                       0.09       0.15 r
  U280/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U279/ZN (AOI22_X1)                       0.09       0.15 r
  U278/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U277/ZN (AOI22_X1)                       0.09       0.15 r
  U276/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U275/ZN (AOI22_X1)                       0.09       0.15 r
  U274/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U273/ZN (AOI22_X1)                       0.09       0.15 r
  U272/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U269/ZN (AOI22_X1)                       0.09       0.15 r
  U268/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U267/ZN (AOI22_X1)                       0.09       0.15 r
  U266/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U265/ZN (AOI22_X1)                       0.09       0.15 r
  U264/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U263/ZN (AOI22_X1)                       0.09       0.15 r
  U262/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U261/ZN (AOI22_X1)                       0.09       0.15 r
  U260/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U259/ZN (AOI22_X1)                       0.09       0.15 r
  U258/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U257/ZN (AOI22_X1)                       0.09       0.15 r
  U256/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U255/ZN (AOI22_X1)                       0.09       0.15 r
  U254/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U253/ZN (AOI22_X1)                       0.09       0.15 r
  U252/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U251/ZN (AOI22_X1)                       0.09       0.15 r
  U250/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U247/ZN (AOI22_X1)                       0.09       0.15 r
  U246/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U245/ZN (AOI22_X1)                       0.09       0.15 r
  U244/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U243/ZN (AOI22_X1)                       0.09       0.15 r
  U242/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U241/ZN (AOI22_X1)                       0.09       0.15 r
  U240/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U239/ZN (AOI22_X1)                       0.09       0.15 r
  U238/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U237/ZN (AOI22_X1)                       0.09       0.15 r
  U236/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U235/ZN (AOI22_X1)                       0.09       0.15 r
  U234/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U233/ZN (AOI22_X1)                       0.09       0.15 r
  U232/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U231/ZN (AOI22_X1)                       0.09       0.15 r
  U230/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U229/ZN (AOI22_X1)                       0.09       0.15 r
  U228/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U225/ZN (AOI22_X1)                       0.09       0.15 r
  U224/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U223/ZN (AOI22_X1)                       0.09       0.15 r
  U222/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U377/ZN (INV_X4)                         0.04       0.06 f
  U221/ZN (AOI22_X1)                       0.09       0.15 r
  U220/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U376/ZN (INV_X4)                         0.02       0.02 r
  U378/ZN (INV_X4)                         0.04       0.06 f
  U219/ZN (AOI22_X1)                       0.09       0.15 r
  U218/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U217/ZN (AOI22_X1)                       0.09       0.15 r
  U216/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U215/ZN (AOI22_X1)                       0.09       0.15 r
  U214/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U213/ZN (AOI22_X1)                       0.09       0.15 r
  U212/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U211/ZN (AOI22_X1)                       0.09       0.15 r
  U210/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U209/ZN (AOI22_X1)                       0.09       0.15 r
  U208/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U207/ZN (AOI22_X1)                       0.09       0.15 r
  U206/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U203/ZN (AOI22_X1)                       0.09       0.15 r
  U202/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U201/ZN (AOI22_X1)                       0.09       0.15 r
  U200/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U199/ZN (AOI22_X1)                       0.09       0.15 r
  U198/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U197/ZN (AOI22_X1)                       0.09       0.15 r
  U196/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U381/ZN (INV_X4)                         0.04       0.06 f
  U195/ZN (AOI22_X1)                       0.09       0.15 r
  U194/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U193/ZN (AOI22_X1)                       0.09       0.15 r
  U192/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U191/ZN (AOI22_X1)                       0.09       0.15 r
  U190/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U189/ZN (AOI22_X1)                       0.09       0.15 r
  U188/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U379/ZN (INV_X4)                         0.02       0.02 r
  U380/ZN (INV_X4)                         0.04       0.06 f
  U187/ZN (AOI22_X1)                       0.09       0.15 r
  U186/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U359/ZN (AOI22_X1)                       0.04       0.14 f
  U358/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U179/ZN (AOI22_X1)                       0.04       0.14 f
  U178/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U157/ZN (AOI22_X1)                       0.04       0.14 f
  U156/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U135/ZN (AOI22_X1)                       0.04       0.14 f
  U134/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U113/ZN (AOI22_X1)                       0.04       0.14 f
  U112/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U91/ZN (AOI22_X1)                        0.04       0.14 f
  U90/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U69/ZN (AOI22_X1)                        0.04       0.14 f
  U68/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U47/ZN (AOI22_X1)                        0.04       0.14 f
  U46/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U337/ZN (AOI22_X1)                       0.04       0.14 f
  U336/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U315/ZN (AOI22_X1)                       0.04       0.14 f
  U314/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U293/ZN (AOI22_X1)                       0.04       0.14 f
  U292/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U271/ZN (AOI22_X1)                       0.04       0.14 f
  U270/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U249/ZN (AOI22_X1)                       0.04       0.14 f
  U248/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U227/ZN (AOI22_X1)                       0.04       0.14 f
  U226/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U205/ZN (AOI22_X1)                       0.04       0.14 f
  U204/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U185/ZN (AOI22_X1)                       0.04       0.14 f
  U184/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U183/ZN (AOI22_X1)                       0.04       0.14 f
  U182/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U181/ZN (AOI22_X1)                       0.04       0.14 f
  U180/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U177/ZN (AOI22_X1)                       0.04       0.14 f
  U176/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U175/ZN (AOI22_X1)                       0.04       0.14 f
  U174/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U173/ZN (AOI22_X1)                       0.04       0.14 f
  U172/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U171/ZN (AOI22_X1)                       0.04       0.14 f
  U170/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U169/ZN (AOI22_X1)                       0.04       0.14 f
  U168/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U167/ZN (AOI22_X1)                       0.04       0.14 f
  U166/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U165/ZN (AOI22_X1)                       0.04       0.14 f
  U164/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U163/ZN (AOI22_X1)                       0.04       0.14 f
  U162/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U161/ZN (AOI22_X1)                       0.04       0.14 f
  U160/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U159/ZN (AOI22_X1)                       0.04       0.14 f
  U158/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U155/ZN (AOI22_X1)                       0.04       0.14 f
  U154/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U153/ZN (AOI22_X1)                       0.04       0.14 f
  U152/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U151/ZN (AOI22_X1)                       0.04       0.14 f
  U150/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U149/ZN (AOI22_X1)                       0.04       0.14 f
  U148/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U147/ZN (AOI22_X1)                       0.04       0.14 f
  U146/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U145/ZN (AOI22_X1)                       0.04       0.14 f
  U144/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U143/ZN (AOI22_X1)                       0.04       0.14 f
  U142/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U141/ZN (AOI22_X1)                       0.04       0.14 f
  U140/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U139/ZN (AOI22_X1)                       0.04       0.14 f
  U138/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U137/ZN (AOI22_X1)                       0.04       0.14 f
  U136/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U133/ZN (AOI22_X1)                       0.04       0.14 f
  U132/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U131/ZN (AOI22_X1)                       0.04       0.14 f
  U130/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U129/ZN (AOI22_X1)                       0.04       0.14 f
  U128/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U127/ZN (AOI22_X1)                       0.04       0.14 f
  U126/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U125/ZN (AOI22_X1)                       0.04       0.14 f
  U124/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U123/ZN (AOI22_X1)                       0.04       0.14 f
  U122/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U121/ZN (AOI22_X1)                       0.04       0.14 f
  U120/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U119/ZN (AOI22_X1)                       0.04       0.14 f
  U118/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U117/ZN (AOI22_X1)                       0.04       0.14 f
  U116/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U115/ZN (AOI22_X1)                       0.04       0.14 f
  U114/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U111/ZN (AOI22_X1)                       0.04       0.14 f
  U110/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U109/ZN (AOI22_X1)                       0.04       0.14 f
  U108/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U107/ZN (AOI22_X1)                       0.04       0.14 f
  U106/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U105/ZN (AOI22_X1)                       0.04       0.14 f
  U104/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U103/ZN (AOI22_X1)                       0.04       0.14 f
  U102/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U101/ZN (AOI22_X1)                       0.04       0.14 f
  U100/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U99/ZN (AOI22_X1)                        0.04       0.14 f
  U98/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U97/ZN (AOI22_X1)                        0.04       0.14 f
  U96/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U95/ZN (AOI22_X1)                        0.04       0.14 f
  U94/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U361/ZN (INV_X4)                         0.10       0.10 r
  U93/ZN (AOI22_X1)                        0.04       0.14 f
  U92/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U89/ZN (AOI22_X1)                        0.04       0.14 f
  U88/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U87/ZN (AOI22_X1)                        0.04       0.14 f
  U86/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U85/ZN (AOI22_X1)                        0.04       0.14 f
  U84/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U83/ZN (AOI22_X1)                        0.04       0.14 f
  U82/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U81/ZN (AOI22_X1)                        0.04       0.14 f
  U80/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U79/ZN (AOI22_X1)                        0.04       0.14 f
  U78/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U77/ZN (AOI22_X1)                        0.04       0.14 f
  U76/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U75/ZN (AOI22_X1)                        0.04       0.14 f
  U74/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U73/ZN (AOI22_X1)                        0.04       0.14 f
  U72/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U71/ZN (AOI22_X1)                        0.04       0.14 f
  U70/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U67/ZN (AOI22_X1)                        0.04       0.14 f
  U66/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U65/ZN (AOI22_X1)                        0.04       0.14 f
  U64/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U63/ZN (AOI22_X1)                        0.04       0.14 f
  U62/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U61/ZN (AOI22_X1)                        0.04       0.14 f
  U60/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U59/ZN (AOI22_X1)                        0.04       0.14 f
  U58/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U57/ZN (AOI22_X1)                        0.04       0.14 f
  U56/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U55/ZN (AOI22_X1)                        0.04       0.14 f
  U54/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U53/ZN (AOI22_X1)                        0.04       0.14 f
  U52/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U51/ZN (AOI22_X1)                        0.04       0.14 f
  U50/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U49/ZN (AOI22_X1)                        0.04       0.14 f
  U48/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U45/ZN (AOI22_X1)                        0.04       0.14 f
  U44/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U43/ZN (AOI22_X1)                        0.04       0.14 f
  U42/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U41/ZN (AOI22_X1)                        0.04       0.14 f
  U40/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U39/ZN (AOI22_X1)                        0.04       0.14 f
  U38/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U362/ZN (INV_X4)                         0.10       0.10 r
  U37/ZN (AOI22_X1)                        0.04       0.14 f
  U36/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U357/ZN (AOI22_X1)                       0.04       0.14 f
  U356/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U355/ZN (AOI22_X1)                       0.04       0.14 f
  U354/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U353/ZN (AOI22_X1)                       0.04       0.14 f
  U352/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U351/ZN (AOI22_X1)                       0.04       0.14 f
  U350/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U349/ZN (AOI22_X1)                       0.04       0.14 f
  U348/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U347/ZN (AOI22_X1)                       0.04       0.14 f
  U346/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U345/ZN (AOI22_X1)                       0.04       0.14 f
  U344/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U343/ZN (AOI22_X1)                       0.04       0.14 f
  U342/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U341/ZN (AOI22_X1)                       0.04       0.14 f
  U340/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U339/ZN (AOI22_X1)                       0.04       0.14 f
  U338/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U335/ZN (AOI22_X1)                       0.04       0.14 f
  U334/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U333/ZN (AOI22_X1)                       0.04       0.14 f
  U332/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U331/ZN (AOI22_X1)                       0.04       0.14 f
  U330/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U329/ZN (AOI22_X1)                       0.04       0.14 f
  U328/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U327/ZN (AOI22_X1)                       0.04       0.14 f
  U326/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U325/ZN (AOI22_X1)                       0.04       0.14 f
  U324/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U323/ZN (AOI22_X1)                       0.04       0.14 f
  U322/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U321/ZN (AOI22_X1)                       0.04       0.14 f
  U320/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U319/ZN (AOI22_X1)                       0.04       0.14 f
  U318/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U317/ZN (AOI22_X1)                       0.04       0.14 f
  U316/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U313/ZN (AOI22_X1)                       0.04       0.14 f
  U312/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U311/ZN (AOI22_X1)                       0.04       0.14 f
  U310/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U309/ZN (AOI22_X1)                       0.04       0.14 f
  U308/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U364/ZN (INV_X4)                         0.10       0.10 r
  U307/ZN (AOI22_X1)                       0.04       0.14 f
  U306/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U305/ZN (AOI22_X1)                       0.04       0.14 f
  U304/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U303/ZN (AOI22_X1)                       0.04       0.14 f
  U302/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U301/ZN (AOI22_X1)                       0.04       0.14 f
  U300/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U299/ZN (AOI22_X1)                       0.04       0.14 f
  U298/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U297/ZN (AOI22_X1)                       0.04       0.14 f
  U296/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U295/ZN (AOI22_X1)                       0.04       0.14 f
  U294/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U291/ZN (AOI22_X1)                       0.04       0.14 f
  U290/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U289/ZN (AOI22_X1)                       0.04       0.14 f
  U288/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U287/ZN (AOI22_X1)                       0.04       0.14 f
  U286/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U285/ZN (AOI22_X1)                       0.04       0.14 f
  U284/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U283/ZN (AOI22_X1)                       0.04       0.14 f
  U282/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U281/ZN (AOI22_X1)                       0.04       0.14 f
  U280/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U279/ZN (AOI22_X1)                       0.04       0.14 f
  U278/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U277/ZN (AOI22_X1)                       0.04       0.14 f
  U276/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U275/ZN (AOI22_X1)                       0.04       0.14 f
  U274/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U273/ZN (AOI22_X1)                       0.04       0.14 f
  U272/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U269/ZN (AOI22_X1)                       0.04       0.14 f
  U268/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U267/ZN (AOI22_X1)                       0.04       0.14 f
  U266/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U265/ZN (AOI22_X1)                       0.04       0.14 f
  U264/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U263/ZN (AOI22_X1)                       0.04       0.14 f
  U262/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U261/ZN (AOI22_X1)                       0.04       0.14 f
  U260/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U259/ZN (AOI22_X1)                       0.04       0.14 f
  U258/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U257/ZN (AOI22_X1)                       0.04       0.14 f
  U256/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U255/ZN (AOI22_X1)                       0.04       0.14 f
  U254/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U365/ZN (INV_X4)                         0.10       0.10 r
  U253/ZN (AOI22_X1)                       0.04       0.14 f
  U252/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U251/ZN (AOI22_X1)                       0.04       0.14 f
  U250/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U247/ZN (AOI22_X1)                       0.04       0.14 f
  U246/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U245/ZN (AOI22_X1)                       0.04       0.14 f
  U244/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U243/ZN (AOI22_X1)                       0.04       0.14 f
  U242/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U241/ZN (AOI22_X1)                       0.04       0.14 f
  U240/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U239/ZN (AOI22_X1)                       0.04       0.14 f
  U238/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U237/ZN (AOI22_X1)                       0.04       0.14 f
  U236/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U235/ZN (AOI22_X1)                       0.04       0.14 f
  U234/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U233/ZN (AOI22_X1)                       0.04       0.14 f
  U232/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U231/ZN (AOI22_X1)                       0.04       0.14 f
  U230/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U229/ZN (AOI22_X1)                       0.04       0.14 f
  U228/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U225/ZN (AOI22_X1)                       0.04       0.14 f
  U224/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U223/ZN (AOI22_X1)                       0.04       0.14 f
  U222/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U221/ZN (AOI22_X1)                       0.04       0.14 f
  U220/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U219/ZN (AOI22_X1)                       0.04       0.14 f
  U218/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U217/ZN (AOI22_X1)                       0.04       0.14 f
  U216/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U215/ZN (AOI22_X1)                       0.04       0.14 f
  U214/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U213/ZN (AOI22_X1)                       0.04       0.14 f
  U212/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U211/ZN (AOI22_X1)                       0.04       0.14 f
  U210/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U209/ZN (AOI22_X1)                       0.04       0.14 f
  U208/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U207/ZN (AOI22_X1)                       0.04       0.14 f
  U206/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U203/ZN (AOI22_X1)                       0.04       0.14 f
  U202/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U201/ZN (AOI22_X1)                       0.04       0.14 f
  U200/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U366/ZN (INV_X4)                         0.10       0.10 r
  U199/ZN (AOI22_X1)                       0.04       0.14 f
  U198/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U197/ZN (AOI22_X1)                       0.04       0.14 f
  U196/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U195/ZN (AOI22_X1)                       0.04       0.14 f
  U194/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U193/ZN (AOI22_X1)                       0.04       0.14 f
  U192/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U191/ZN (AOI22_X1)                       0.04       0.14 f
  U190/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U189/ZN (AOI22_X1)                       0.04       0.14 f
  U188/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U368/ZN (INV_X4)                         0.10       0.10 r
  U187/ZN (AOI22_X1)                       0.04       0.14 f
  U186/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U337/ZN (AOI22_X1)                       0.09       0.14 r
  U336/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U315/ZN (AOI22_X1)                       0.09       0.14 r
  U314/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U357/ZN (AOI22_X1)                       0.09       0.14 r
  U356/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U353/ZN (AOI22_X1)                       0.09       0.14 r
  U352/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U349/ZN (AOI22_X1)                       0.09       0.14 r
  U348/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U345/ZN (AOI22_X1)                       0.09       0.14 r
  U344/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U341/ZN (AOI22_X1)                       0.09       0.14 r
  U340/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U335/ZN (AOI22_X1)                       0.09       0.14 r
  U334/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U333/ZN (AOI22_X1)                       0.09       0.14 r
  U332/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U331/ZN (AOI22_X1)                       0.09       0.14 r
  U330/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U329/ZN (AOI22_X1)                       0.09       0.14 r
  U328/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U327/ZN (AOI22_X1)                       0.09       0.14 r
  U326/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U325/ZN (AOI22_X1)                       0.09       0.14 r
  U324/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U323/ZN (AOI22_X1)                       0.09       0.14 r
  U322/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U321/ZN (AOI22_X1)                       0.09       0.14 r
  U320/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U319/ZN (AOI22_X1)                       0.09       0.14 r
  U318/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U391/ZN (INV_X4)                         0.02       0.02 r
  U393/ZN (INV_X4)                         0.04       0.05 f
  U317/ZN (AOI22_X1)                       0.09       0.14 r
  U316/ZN (INV_X1)                         0.03       0.17 f
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)      0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U388/ZN (INV_X4)                         0.02       0.02 r
  U390/ZN (INV_X4)                         0.04       0.06 f
  U3/ZN (AOI22_X1)                         0.08       0.14 r
  U2/ZN (INV_X1)                           0.03       0.16 f
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U3/ZN (AOI22_X1)                         0.05       0.13 f
  U2/ZN (INV_X1)                           0.04       0.17 r
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U49/ZN (AOI22_X1)                        0.05       0.13 f
  U48/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U45/ZN (AOI22_X1)                        0.05       0.13 f
  U44/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U41/ZN (AOI22_X1)                        0.05       0.13 f
  U40/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U37/ZN (AOI22_X1)                        0.05       0.13 f
  U36/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U359/ZN (AOI22_X1)                       0.05       0.13 f
  U358/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U179/ZN (AOI22_X1)                       0.05       0.13 f
  U178/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U157/ZN (AOI22_X1)                       0.05       0.13 f
  U156/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U135/ZN (AOI22_X1)                       0.05       0.13 f
  U134/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U113/ZN (AOI22_X1)                       0.05       0.13 f
  U112/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U91/ZN (AOI22_X1)                        0.05       0.13 f
  U90/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U69/ZN (AOI22_X1)                        0.05       0.13 f
  U68/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U47/ZN (AOI22_X1)                        0.05       0.13 f
  U46/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U293/ZN (AOI22_X1)                       0.05       0.13 f
  U292/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U271/ZN (AOI22_X1)                       0.05       0.13 f
  U270/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U249/ZN (AOI22_X1)                       0.05       0.13 f
  U248/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U227/ZN (AOI22_X1)                       0.05       0.13 f
  U226/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U205/ZN (AOI22_X1)                       0.05       0.13 f
  U204/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U185/ZN (AOI22_X1)                       0.05       0.13 f
  U184/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U183/ZN (AOI22_X1)                       0.05       0.13 f
  U182/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U181/ZN (AOI22_X1)                       0.05       0.13 f
  U180/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U177/ZN (AOI22_X1)                       0.05       0.13 f
  U176/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U175/ZN (AOI22_X1)                       0.05       0.13 f
  U174/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U173/ZN (AOI22_X1)                       0.05       0.13 f
  U172/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U171/ZN (AOI22_X1)                       0.05       0.13 f
  U170/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U169/ZN (AOI22_X1)                       0.05       0.13 f
  U168/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U167/ZN (AOI22_X1)                       0.05       0.13 f
  U166/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U165/ZN (AOI22_X1)                       0.05       0.13 f
  U164/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U163/ZN (AOI22_X1)                       0.05       0.13 f
  U162/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U161/ZN (AOI22_X1)                       0.05       0.13 f
  U160/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U159/ZN (AOI22_X1)                       0.05       0.13 f
  U158/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U155/ZN (AOI22_X1)                       0.05       0.13 f
  U154/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U153/ZN (AOI22_X1)                       0.05       0.13 f
  U152/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U151/ZN (AOI22_X1)                       0.05       0.13 f
  U150/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U149/ZN (AOI22_X1)                       0.05       0.13 f
  U148/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U147/ZN (AOI22_X1)                       0.05       0.13 f
  U146/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U145/ZN (AOI22_X1)                       0.05       0.13 f
  U144/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U143/ZN (AOI22_X1)                       0.05       0.13 f
  U142/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U141/ZN (AOI22_X1)                       0.05       0.13 f
  U140/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U139/ZN (AOI22_X1)                       0.05       0.13 f
  U138/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U137/ZN (AOI22_X1)                       0.05       0.13 f
  U136/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U133/ZN (AOI22_X1)                       0.05       0.13 f
  U132/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U131/ZN (AOI22_X1)                       0.05       0.13 f
  U130/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U129/ZN (AOI22_X1)                       0.05       0.13 f
  U128/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U127/ZN (AOI22_X1)                       0.05       0.13 f
  U126/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U125/ZN (AOI22_X1)                       0.05       0.13 f
  U124/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U123/ZN (AOI22_X1)                       0.05       0.13 f
  U122/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U121/ZN (AOI22_X1)                       0.05       0.13 f
  U120/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U119/ZN (AOI22_X1)                       0.05       0.13 f
  U118/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U117/ZN (AOI22_X1)                       0.05       0.13 f
  U116/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U115/ZN (AOI22_X1)                       0.05       0.13 f
  U114/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U111/ZN (AOI22_X1)                       0.05       0.13 f
  U110/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U109/ZN (AOI22_X1)                       0.05       0.13 f
  U108/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U107/ZN (AOI22_X1)                       0.05       0.13 f
  U106/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U105/ZN (AOI22_X1)                       0.05       0.13 f
  U104/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U103/ZN (AOI22_X1)                       0.05       0.13 f
  U102/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U101/ZN (AOI22_X1)                       0.05       0.13 f
  U100/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U99/ZN (AOI22_X1)                        0.05       0.13 f
  U98/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U97/ZN (AOI22_X1)                        0.05       0.13 f
  U96/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U95/ZN (AOI22_X1)                        0.05       0.13 f
  U94/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U93/ZN (AOI22_X1)                        0.05       0.13 f
  U92/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U89/ZN (AOI22_X1)                        0.05       0.13 f
  U88/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U87/ZN (AOI22_X1)                        0.05       0.13 f
  U86/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U85/ZN (AOI22_X1)                        0.05       0.13 f
  U84/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U83/ZN (AOI22_X1)                        0.05       0.13 f
  U82/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U81/ZN (AOI22_X1)                        0.05       0.13 f
  U80/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U79/ZN (AOI22_X1)                        0.05       0.13 f
  U78/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U386/ZN (INV_X4)                         0.07       0.08 r
  U77/ZN (AOI22_X1)                        0.05       0.13 f
  U76/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U385/ZN (INV_X4)                         0.01       0.01 f
  U387/ZN (INV_X4)                         0.07       0.08 r
  U75/ZN (AOI22_X1)                        0.05       0.13 f
  U74/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U73/ZN (AOI22_X1)                        0.05       0.13 f
  U72/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U71/ZN (AOI22_X1)                        0.05       0.13 f
  U70/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U67/ZN (AOI22_X1)                        0.05       0.13 f
  U66/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U65/ZN (AOI22_X1)                        0.05       0.13 f
  U64/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U63/ZN (AOI22_X1)                        0.05       0.13 f
  U62/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U61/ZN (AOI22_X1)                        0.05       0.13 f
  U60/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U59/ZN (AOI22_X1)                        0.05       0.13 f
  U58/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U57/ZN (AOI22_X1)                        0.05       0.13 f
  U56/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U55/ZN (AOI22_X1)                        0.05       0.13 f
  U54/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U53/ZN (AOI22_X1)                        0.05       0.13 f
  U52/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U51/ZN (AOI22_X1)                        0.05       0.13 f
  U50/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U43/ZN (AOI22_X1)                        0.05       0.13 f
  U42/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U39/ZN (AOI22_X1)                        0.05       0.13 f
  U38/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U355/ZN (AOI22_X1)                       0.05       0.13 f
  U354/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U351/ZN (AOI22_X1)                       0.05       0.13 f
  U350/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U347/ZN (AOI22_X1)                       0.05       0.13 f
  U346/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U343/ZN (AOI22_X1)                       0.05       0.13 f
  U342/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U339/ZN (AOI22_X1)                       0.05       0.13 f
  U338/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U313/ZN (AOI22_X1)                       0.05       0.13 f
  U312/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U311/ZN (AOI22_X1)                       0.05       0.13 f
  U310/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U309/ZN (AOI22_X1)                       0.05       0.13 f
  U308/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U307/ZN (AOI22_X1)                       0.05       0.13 f
  U306/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U305/ZN (AOI22_X1)                       0.05       0.13 f
  U304/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U303/ZN (AOI22_X1)                       0.05       0.13 f
  U302/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U301/ZN (AOI22_X1)                       0.05       0.13 f
  U300/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U299/ZN (AOI22_X1)                       0.05       0.13 f
  U298/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U297/ZN (AOI22_X1)                       0.05       0.13 f
  U296/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U295/ZN (AOI22_X1)                       0.05       0.13 f
  U294/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U392/ZN (INV_X4)                         0.07       0.08 r
  U291/ZN (AOI22_X1)                       0.05       0.13 f
  U290/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U289/ZN (AOI22_X1)                       0.05       0.13 f
  U288/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U287/ZN (AOI22_X1)                       0.05       0.13 f
  U286/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U285/ZN (AOI22_X1)                       0.05       0.13 f
  U284/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U283/ZN (AOI22_X1)                       0.05       0.13 f
  U282/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U281/ZN (AOI22_X1)                       0.05       0.13 f
  U280/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U279/ZN (AOI22_X1)                       0.05       0.13 f
  U278/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U277/ZN (AOI22_X1)                       0.05       0.13 f
  U276/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U275/ZN (AOI22_X1)                       0.05       0.13 f
  U274/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U273/ZN (AOI22_X1)                       0.05       0.13 f
  U272/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U269/ZN (AOI22_X1)                       0.05       0.13 f
  U268/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U267/ZN (AOI22_X1)                       0.05       0.13 f
  U266/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U265/ZN (AOI22_X1)                       0.05       0.13 f
  U264/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U263/ZN (AOI22_X1)                       0.05       0.13 f
  U262/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U261/ZN (AOI22_X1)                       0.05       0.13 f
  U260/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U259/ZN (AOI22_X1)                       0.05       0.13 f
  U258/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U257/ZN (AOI22_X1)                       0.05       0.13 f
  U256/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U255/ZN (AOI22_X1)                       0.05       0.13 f
  U254/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U253/ZN (AOI22_X1)                       0.05       0.13 f
  U252/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U251/ZN (AOI22_X1)                       0.05       0.13 f
  U250/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U247/ZN (AOI22_X1)                       0.05       0.13 f
  U246/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U245/ZN (AOI22_X1)                       0.05       0.13 f
  U244/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U243/ZN (AOI22_X1)                       0.05       0.13 f
  U242/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U241/ZN (AOI22_X1)                       0.05       0.13 f
  U240/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U239/ZN (AOI22_X1)                       0.05       0.13 f
  U238/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U237/ZN (AOI22_X1)                       0.05       0.13 f
  U236/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U235/ZN (AOI22_X1)                       0.05       0.13 f
  U234/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U233/ZN (AOI22_X1)                       0.05       0.13 f
  U232/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U231/ZN (AOI22_X1)                       0.05       0.13 f
  U230/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U229/ZN (AOI22_X1)                       0.05       0.13 f
  U228/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U225/ZN (AOI22_X1)                       0.05       0.13 f
  U224/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U223/ZN (AOI22_X1)                       0.05       0.13 f
  U222/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U377/ZN (INV_X4)                         0.07       0.08 r
  U221/ZN (AOI22_X1)                       0.05       0.13 f
  U220/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U376/ZN (INV_X4)                         0.01       0.01 f
  U378/ZN (INV_X4)                         0.07       0.08 r
  U219/ZN (AOI22_X1)                       0.05       0.13 f
  U218/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U217/ZN (AOI22_X1)                       0.05       0.13 f
  U216/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U215/ZN (AOI22_X1)                       0.05       0.13 f
  U214/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U213/ZN (AOI22_X1)                       0.05       0.13 f
  U212/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U211/ZN (AOI22_X1)                       0.05       0.13 f
  U210/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U209/ZN (AOI22_X1)                       0.05       0.13 f
  U208/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U207/ZN (AOI22_X1)                       0.05       0.13 f
  U206/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U203/ZN (AOI22_X1)                       0.05       0.13 f
  U202/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U201/ZN (AOI22_X1)                       0.05       0.13 f
  U200/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U199/ZN (AOI22_X1)                       0.05       0.13 f
  U198/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U197/ZN (AOI22_X1)                       0.05       0.13 f
  U196/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U381/ZN (INV_X4)                         0.07       0.08 r
  U195/ZN (AOI22_X1)                       0.05       0.13 f
  U194/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U193/ZN (AOI22_X1)                       0.05       0.13 f
  U192/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U191/ZN (AOI22_X1)                       0.05       0.13 f
  U190/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U189/ZN (AOI22_X1)                       0.05       0.13 f
  U188/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U379/ZN (INV_X4)                         0.01       0.01 f
  U380/ZN (INV_X4)                         0.07       0.08 r
  U187/ZN (AOI22_X1)                       0.05       0.13 f
  U186/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U25/ZN (AOI22_X1)                        0.05       0.13 f
  U24/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U33/ZN (AOI22_X1)                        0.05       0.13 f
  U32/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U29/ZN (AOI22_X1)                        0.05       0.13 f
  U28/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U23/ZN (AOI22_X1)                        0.05       0.13 f
  U22/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U21/ZN (AOI22_X1)                        0.05       0.13 f
  U20/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U19/ZN (AOI22_X1)                        0.05       0.13 f
  U18/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U17/ZN (AOI22_X1)                        0.05       0.13 f
  U16/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U15/ZN (AOI22_X1)                        0.05       0.13 f
  U14/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U13/ZN (AOI22_X1)                        0.05       0.13 f
  U12/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U11/ZN (AOI22_X1)                        0.05       0.13 f
  U10/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U9/ZN (AOI22_X1)                         0.05       0.13 f
  U8/ZN (INV_X1)                           0.04       0.16 r
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U7/ZN (AOI22_X1)                         0.05       0.13 f
  U6/ZN (INV_X1)                           0.04       0.16 r
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U390/ZN (INV_X4)                         0.07       0.08 r
  U5/ZN (AOI22_X1)                         0.05       0.13 f
  U4/ZN (INV_X1)                           0.04       0.16 r
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U35/ZN (AOI22_X1)                        0.05       0.13 f
  U34/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U31/ZN (AOI22_X1)                        0.05       0.13 f
  U30/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U388/ZN (INV_X4)                         0.01       0.01 f
  U389/ZN (INV_X4)                         0.07       0.08 r
  U27/ZN (AOI22_X1)                        0.05       0.13 f
  U26/ZN (INV_X1)                          0.04       0.16 r
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U359/ZN (AOI22_X1)                       0.08       0.13 r
  U358/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U179/ZN (AOI22_X1)                       0.08       0.13 r
  U178/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U157/ZN (AOI22_X1)                       0.08       0.13 r
  U156/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U135/ZN (AOI22_X1)                       0.08       0.13 r
  U134/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U113/ZN (AOI22_X1)                       0.08       0.13 r
  U112/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U91/ZN (AOI22_X1)                        0.08       0.13 r
  U90/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U69/ZN (AOI22_X1)                        0.08       0.13 r
  U68/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U47/ZN (AOI22_X1)                        0.08       0.13 r
  U46/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U293/ZN (AOI22_X1)                       0.08       0.13 r
  U292/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U271/ZN (AOI22_X1)                       0.08       0.13 r
  U270/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U249/ZN (AOI22_X1)                       0.08       0.13 r
  U248/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U227/ZN (AOI22_X1)                       0.08       0.13 r
  U226/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U205/ZN (AOI22_X1)                       0.08       0.13 r
  U204/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U185/ZN (AOI22_X1)                       0.08       0.13 r
  U184/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U183/ZN (AOI22_X1)                       0.08       0.13 r
  U182/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U181/ZN (AOI22_X1)                       0.08       0.13 r
  U180/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U177/ZN (AOI22_X1)                       0.08       0.13 r
  U176/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U175/ZN (AOI22_X1)                       0.08       0.13 r
  U174/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U173/ZN (AOI22_X1)                       0.08       0.13 r
  U172/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U171/ZN (AOI22_X1)                       0.08       0.13 r
  U170/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U169/ZN (AOI22_X1)                       0.08       0.13 r
  U168/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U167/ZN (AOI22_X1)                       0.08       0.13 r
  U166/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U165/ZN (AOI22_X1)                       0.08       0.13 r
  U164/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U163/ZN (AOI22_X1)                       0.08       0.13 r
  U162/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U161/ZN (AOI22_X1)                       0.08       0.13 r
  U160/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U159/ZN (AOI22_X1)                       0.08       0.13 r
  U158/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U155/ZN (AOI22_X1)                       0.08       0.13 r
  U154/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U153/ZN (AOI22_X1)                       0.08       0.13 r
  U152/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U151/ZN (AOI22_X1)                       0.08       0.13 r
  U150/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U149/ZN (AOI22_X1)                       0.08       0.13 r
  U148/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U147/ZN (AOI22_X1)                       0.08       0.13 r
  U146/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U145/ZN (AOI22_X1)                       0.08       0.13 r
  U144/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U143/ZN (AOI22_X1)                       0.08       0.13 r
  U142/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U141/ZN (AOI22_X1)                       0.08       0.13 r
  U140/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U139/ZN (AOI22_X1)                       0.08       0.13 r
  U138/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U137/ZN (AOI22_X1)                       0.08       0.13 r
  U136/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U133/ZN (AOI22_X1)                       0.08       0.13 r
  U132/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U131/ZN (AOI22_X1)                       0.08       0.13 r
  U130/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U129/ZN (AOI22_X1)                       0.08       0.13 r
  U128/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U127/ZN (AOI22_X1)                       0.08       0.13 r
  U126/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U125/ZN (AOI22_X1)                       0.08       0.13 r
  U124/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U123/ZN (AOI22_X1)                       0.08       0.13 r
  U122/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U121/ZN (AOI22_X1)                       0.08       0.13 r
  U120/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U119/ZN (AOI22_X1)                       0.08       0.13 r
  U118/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U117/ZN (AOI22_X1)                       0.08       0.13 r
  U116/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U115/ZN (AOI22_X1)                       0.08       0.13 r
  U114/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U111/ZN (AOI22_X1)                       0.08       0.13 r
  U110/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U109/ZN (AOI22_X1)                       0.08       0.13 r
  U108/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U107/ZN (AOI22_X1)                       0.08       0.13 r
  U106/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U105/ZN (AOI22_X1)                       0.08       0.13 r
  U104/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U103/ZN (AOI22_X1)                       0.08       0.13 r
  U102/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U101/ZN (AOI22_X1)                       0.08       0.13 r
  U100/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U99/ZN (AOI22_X1)                        0.08       0.13 r
  U98/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U97/ZN (AOI22_X1)                        0.08       0.13 r
  U96/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U95/ZN (AOI22_X1)                        0.08       0.13 r
  U94/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U361/ZN (INV_X4)                         0.05       0.05 f
  U93/ZN (AOI22_X1)                        0.08       0.13 r
  U92/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U89/ZN (AOI22_X1)                        0.08       0.13 r
  U88/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U87/ZN (AOI22_X1)                        0.08       0.13 r
  U86/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U85/ZN (AOI22_X1)                        0.08       0.13 r
  U84/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U83/ZN (AOI22_X1)                        0.08       0.13 r
  U82/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U81/ZN (AOI22_X1)                        0.08       0.13 r
  U80/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U79/ZN (AOI22_X1)                        0.08       0.13 r
  U78/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U77/ZN (AOI22_X1)                        0.08       0.13 r
  U76/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U75/ZN (AOI22_X1)                        0.08       0.13 r
  U74/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U73/ZN (AOI22_X1)                        0.08       0.13 r
  U72/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U71/ZN (AOI22_X1)                        0.08       0.13 r
  U70/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U67/ZN (AOI22_X1)                        0.08       0.13 r
  U66/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U65/ZN (AOI22_X1)                        0.08       0.13 r
  U64/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U63/ZN (AOI22_X1)                        0.08       0.13 r
  U62/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U61/ZN (AOI22_X1)                        0.08       0.13 r
  U60/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U59/ZN (AOI22_X1)                        0.08       0.13 r
  U58/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U57/ZN (AOI22_X1)                        0.08       0.13 r
  U56/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U55/ZN (AOI22_X1)                        0.08       0.13 r
  U54/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U53/ZN (AOI22_X1)                        0.08       0.13 r
  U52/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U51/ZN (AOI22_X1)                        0.08       0.13 r
  U50/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U49/ZN (AOI22_X1)                        0.08       0.13 r
  U48/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U45/ZN (AOI22_X1)                        0.08       0.13 r
  U44/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U43/ZN (AOI22_X1)                        0.08       0.13 r
  U42/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U41/ZN (AOI22_X1)                        0.08       0.13 r
  U40/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U39/ZN (AOI22_X1)                        0.08       0.13 r
  U38/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U362/ZN (INV_X4)                         0.05       0.05 f
  U37/ZN (AOI22_X1)                        0.08       0.13 r
  U36/ZN (INV_X1)                          0.03       0.15 f
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U355/ZN (AOI22_X1)                       0.08       0.13 r
  U354/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U351/ZN (AOI22_X1)                       0.08       0.13 r
  U350/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U347/ZN (AOI22_X1)                       0.08       0.13 r
  U346/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U343/ZN (AOI22_X1)                       0.08       0.13 r
  U342/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U339/ZN (AOI22_X1)                       0.08       0.13 r
  U338/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U313/ZN (AOI22_X1)                       0.08       0.13 r
  U312/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U311/ZN (AOI22_X1)                       0.08       0.13 r
  U310/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U309/ZN (AOI22_X1)                       0.08       0.13 r
  U308/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U307/ZN (AOI22_X1)                       0.08       0.13 r
  U306/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U305/ZN (AOI22_X1)                       0.08       0.13 r
  U304/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U303/ZN (AOI22_X1)                       0.08       0.13 r
  U302/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U301/ZN (AOI22_X1)                       0.08       0.13 r
  U300/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U299/ZN (AOI22_X1)                       0.08       0.13 r
  U298/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U297/ZN (AOI22_X1)                       0.08       0.13 r
  U296/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U295/ZN (AOI22_X1)                       0.08       0.13 r
  U294/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U291/ZN (AOI22_X1)                       0.08       0.13 r
  U290/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U289/ZN (AOI22_X1)                       0.08       0.13 r
  U288/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U287/ZN (AOI22_X1)                       0.08       0.13 r
  U286/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U285/ZN (AOI22_X1)                       0.08       0.13 r
  U284/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U283/ZN (AOI22_X1)                       0.08       0.13 r
  U282/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U281/ZN (AOI22_X1)                       0.08       0.13 r
  U280/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U279/ZN (AOI22_X1)                       0.08       0.13 r
  U278/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U277/ZN (AOI22_X1)                       0.08       0.13 r
  U276/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U275/ZN (AOI22_X1)                       0.08       0.13 r
  U274/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U273/ZN (AOI22_X1)                       0.08       0.13 r
  U272/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U269/ZN (AOI22_X1)                       0.08       0.13 r
  U268/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U267/ZN (AOI22_X1)                       0.08       0.13 r
  U266/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U265/ZN (AOI22_X1)                       0.08       0.13 r
  U264/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U263/ZN (AOI22_X1)                       0.08       0.13 r
  U262/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U261/ZN (AOI22_X1)                       0.08       0.13 r
  U260/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U259/ZN (AOI22_X1)                       0.08       0.13 r
  U258/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U257/ZN (AOI22_X1)                       0.08       0.13 r
  U256/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U255/ZN (AOI22_X1)                       0.08       0.13 r
  U254/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U365/ZN (INV_X4)                         0.05       0.05 f
  U253/ZN (AOI22_X1)                       0.08       0.13 r
  U252/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U251/ZN (AOI22_X1)                       0.08       0.13 r
  U250/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U247/ZN (AOI22_X1)                       0.08       0.13 r
  U246/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U245/ZN (AOI22_X1)                       0.08       0.13 r
  U244/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U243/ZN (AOI22_X1)                       0.08       0.13 r
  U242/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U241/ZN (AOI22_X1)                       0.08       0.13 r
  U240/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U239/ZN (AOI22_X1)                       0.08       0.13 r
  U238/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U237/ZN (AOI22_X1)                       0.08       0.13 r
  U236/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U235/ZN (AOI22_X1)                       0.08       0.13 r
  U234/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U233/ZN (AOI22_X1)                       0.08       0.13 r
  U232/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U231/ZN (AOI22_X1)                       0.08       0.13 r
  U230/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U229/ZN (AOI22_X1)                       0.08       0.13 r
  U228/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U225/ZN (AOI22_X1)                       0.08       0.13 r
  U224/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U223/ZN (AOI22_X1)                       0.08       0.13 r
  U222/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U221/ZN (AOI22_X1)                       0.08       0.13 r
  U220/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U219/ZN (AOI22_X1)                       0.08       0.13 r
  U218/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U217/ZN (AOI22_X1)                       0.08       0.13 r
  U216/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U215/ZN (AOI22_X1)                       0.08       0.13 r
  U214/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U213/ZN (AOI22_X1)                       0.08       0.13 r
  U212/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U211/ZN (AOI22_X1)                       0.08       0.13 r
  U210/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U209/ZN (AOI22_X1)                       0.08       0.13 r
  U208/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U207/ZN (AOI22_X1)                       0.08       0.13 r
  U206/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U203/ZN (AOI22_X1)                       0.08       0.13 r
  U202/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U201/ZN (AOI22_X1)                       0.08       0.13 r
  U200/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U366/ZN (INV_X4)                         0.05       0.05 f
  U199/ZN (AOI22_X1)                       0.08       0.13 r
  U198/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U197/ZN (AOI22_X1)                       0.08       0.13 r
  U196/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U195/ZN (AOI22_X1)                       0.08       0.13 r
  U194/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U193/ZN (AOI22_X1)                       0.08       0.13 r
  U192/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U191/ZN (AOI22_X1)                       0.08       0.13 r
  U190/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U189/ZN (AOI22_X1)                       0.08       0.13 r
  U188/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U368/ZN (INV_X4)                         0.05       0.05 f
  U187/ZN (AOI22_X1)                       0.08       0.13 r
  U186/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U337/ZN (AOI22_X1)                       0.08       0.13 r
  U336/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U315/ZN (AOI22_X1)                       0.08       0.13 r
  U314/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U357/ZN (AOI22_X1)                       0.08       0.13 r
  U356/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U353/ZN (AOI22_X1)                       0.08       0.13 r
  U352/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U349/ZN (AOI22_X1)                       0.08       0.13 r
  U348/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U345/ZN (AOI22_X1)                       0.08       0.13 r
  U344/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U341/ZN (AOI22_X1)                       0.08       0.13 r
  U340/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U335/ZN (AOI22_X1)                       0.08       0.13 r
  U334/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U333/ZN (AOI22_X1)                       0.08       0.13 r
  U332/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U331/ZN (AOI22_X1)                       0.08       0.13 r
  U330/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U329/ZN (AOI22_X1)                       0.08       0.13 r
  U328/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U327/ZN (AOI22_X1)                       0.08       0.13 r
  U326/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U325/ZN (AOI22_X1)                       0.08       0.13 r
  U324/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U323/ZN (AOI22_X1)                       0.08       0.13 r
  U322/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U321/ZN (AOI22_X1)                       0.08       0.13 r
  U320/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U319/ZN (AOI22_X1)                       0.08       0.13 r
  U318/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U364/ZN (INV_X4)                         0.05       0.05 f
  U317/ZN (AOI22_X1)                       0.08       0.13 r
  U316/ZN (INV_X1)                         0.03       0.15 f
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)      0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U337/ZN (AOI22_X1)                       0.05       0.12 f
  U336/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U315/ZN (AOI22_X1)                       0.05       0.12 f
  U314/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U357/ZN (AOI22_X1)                       0.05       0.12 f
  U356/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U353/ZN (AOI22_X1)                       0.05       0.12 f
  U352/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U349/ZN (AOI22_X1)                       0.05       0.12 f
  U348/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U345/ZN (AOI22_X1)                       0.05       0.12 f
  U344/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U341/ZN (AOI22_X1)                       0.05       0.12 f
  U340/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U335/ZN (AOI22_X1)                       0.05       0.12 f
  U334/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U333/ZN (AOI22_X1)                       0.05       0.12 f
  U332/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U331/ZN (AOI22_X1)                       0.05       0.12 f
  U330/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U329/ZN (AOI22_X1)                       0.05       0.12 f
  U328/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U327/ZN (AOI22_X1)                       0.05       0.12 f
  U326/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U325/ZN (AOI22_X1)                       0.05       0.12 f
  U324/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U323/ZN (AOI22_X1)                       0.05       0.12 f
  U322/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U321/ZN (AOI22_X1)                       0.05       0.12 f
  U320/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U319/ZN (AOI22_X1)                       0.05       0.12 f
  U318/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U391/ZN (INV_X4)                         0.01       0.01 f
  U393/ZN (INV_X4)                         0.06       0.07 r
  U317/ZN (AOI22_X1)                       0.05       0.12 f
  U316/ZN (INV_X1)                         0.04       0.16 r
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)      0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U3/ZN (AOI22_X1)                         0.04       0.10 f
  U2/ZN (INV_X1)                           0.04       0.14 r
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U25/ZN (AOI22_X1)                        0.07       0.10 r
  U24/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U35/ZN (AOI22_X1)                        0.07       0.10 r
  U34/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U33/ZN (AOI22_X1)                        0.07       0.10 r
  U32/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U31/ZN (AOI22_X1)                        0.07       0.10 r
  U30/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U29/ZN (AOI22_X1)                        0.07       0.10 r
  U28/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U27/ZN (AOI22_X1)                        0.07       0.10 r
  U26/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U23/ZN (AOI22_X1)                        0.07       0.10 r
  U22/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U21/ZN (AOI22_X1)                        0.07       0.10 r
  U20/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U19/ZN (AOI22_X1)                        0.07       0.10 r
  U18/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U17/ZN (AOI22_X1)                        0.07       0.10 r
  U16/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U15/ZN (AOI22_X1)                        0.07       0.10 r
  U14/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U13/ZN (AOI22_X1)                        0.07       0.10 r
  U12/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U11/ZN (AOI22_X1)                        0.07       0.10 r
  U10/ZN (INV_X1)                          0.03       0.13 f
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U9/ZN (AOI22_X1)                         0.07       0.10 r
  U8/ZN (INV_X1)                           0.03       0.13 f
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U7/ZN (AOI22_X1)                         0.07       0.10 r
  U6/ZN (INV_X1)                           0.03       0.13 f
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U5/ZN (AOI22_X1)                         0.07       0.10 r
  U4/ZN (INV_X1)                           0.03       0.13 f
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U363/ZN (INV_X4)                         0.03       0.03 f
  U3/ZN (AOI22_X1)                         0.07       0.10 r
  U2/ZN (INV_X1)                           0.03       0.13 f
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U25/ZN (AOI22_X1)                        0.04       0.10 f
  U24/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U33/ZN (AOI22_X1)                        0.04       0.10 f
  U32/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U29/ZN (AOI22_X1)                        0.04       0.10 f
  U28/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U23/ZN (AOI22_X1)                        0.04       0.10 f
  U22/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U21/ZN (AOI22_X1)                        0.04       0.10 f
  U20/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U19/ZN (AOI22_X1)                        0.04       0.10 f
  U18/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U17/ZN (AOI22_X1)                        0.04       0.10 f
  U16/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U15/ZN (AOI22_X1)                        0.04       0.10 f
  U14/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U13/ZN (AOI22_X1)                        0.04       0.10 f
  U12/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U11/ZN (AOI22_X1)                        0.04       0.10 f
  U10/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U9/ZN (AOI22_X1)                         0.04       0.10 f
  U8/ZN (INV_X1)                           0.04       0.13 r
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U7/ZN (AOI22_X1)                         0.04       0.10 f
  U6/ZN (INV_X1)                           0.04       0.13 r
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U5/ZN (AOI22_X1)                         0.04       0.10 f
  U4/ZN (INV_X1)                           0.04       0.13 r
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U35/ZN (AOI22_X1)                        0.04       0.10 f
  U34/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U31/ZN (AOI22_X1)                        0.04       0.10 f
  U30/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: we (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U363/ZN (INV_X4)                         0.06       0.06 r
  U27/ZN (AOI22_X1)                        0.04       0.10 f
  U26/ZN (INV_X1)                          0.04       0.13 r
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: in[0] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[0] (in)                               0.00       0.00 f
  U359/ZN (AOI22_X1)                       0.05       0.05 r
  U358/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[1] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[1] (in)                               0.00       0.00 f
  U179/ZN (AOI22_X1)                       0.05       0.05 r
  U178/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[2] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[2] (in)                               0.00       0.00 f
  U157/ZN (AOI22_X1)                       0.05       0.05 r
  U156/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[3] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[3] (in)                               0.00       0.00 f
  U135/ZN (AOI22_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[4] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[4] (in)                               0.00       0.00 f
  U113/ZN (AOI22_X1)                       0.05       0.05 r
  U112/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[5] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[5] (in)                               0.00       0.00 f
  U91/ZN (AOI22_X1)                        0.05       0.05 r
  U90/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[6] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[6] (in)                               0.00       0.00 f
  U69/ZN (AOI22_X1)                        0.05       0.05 r
  U68/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[7] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[7] (in)                               0.00       0.00 f
  U47/ZN (AOI22_X1)                        0.05       0.05 r
  U46/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[8] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[8] (in)                               0.00       0.00 f
  U25/ZN (AOI22_X1)                        0.05       0.05 r
  U24/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[12] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[12] (in)                              0.00       0.00 f
  U293/ZN (AOI22_X1)                       0.05       0.05 r
  U292/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[13] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[13] (in)                              0.00       0.00 f
  U271/ZN (AOI22_X1)                       0.05       0.05 r
  U270/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[14] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[14] (in)                              0.00       0.00 f
  U249/ZN (AOI22_X1)                       0.05       0.05 r
  U248/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[15] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[15] (in)                              0.00       0.00 f
  U227/ZN (AOI22_X1)                       0.05       0.05 r
  U226/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[16] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[16] (in)                              0.00       0.00 f
  U205/ZN (AOI22_X1)                       0.05       0.05 r
  U204/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[17] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[17] (in)                              0.00       0.00 f
  U185/ZN (AOI22_X1)                       0.05       0.05 r
  U184/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[18] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[18] (in)                              0.00       0.00 f
  U183/ZN (AOI22_X1)                       0.05       0.05 r
  U182/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[19] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[19] (in)                              0.00       0.00 f
  U181/ZN (AOI22_X1)                       0.05       0.05 r
  U180/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[20] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[20] (in)                              0.00       0.00 f
  U177/ZN (AOI22_X1)                       0.05       0.05 r
  U176/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[21] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[21] (in)                              0.00       0.00 f
  U175/ZN (AOI22_X1)                       0.05       0.05 r
  U174/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[22] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[22] (in)                              0.00       0.00 f
  U173/ZN (AOI22_X1)                       0.05       0.05 r
  U172/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[23] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[23] (in)                              0.00       0.00 f
  U171/ZN (AOI22_X1)                       0.05       0.05 r
  U170/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[24] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[24] (in)                              0.00       0.00 f
  U169/ZN (AOI22_X1)                       0.05       0.05 r
  U168/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[25] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[25] (in)                              0.00       0.00 f
  U167/ZN (AOI22_X1)                       0.05       0.05 r
  U166/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[26] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[26] (in)                              0.00       0.00 f
  U165/ZN (AOI22_X1)                       0.05       0.05 r
  U164/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[27] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[27] (in)                              0.00       0.00 f
  U163/ZN (AOI22_X1)                       0.05       0.05 r
  U162/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[28] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[28] (in)                              0.00       0.00 f
  U161/ZN (AOI22_X1)                       0.05       0.05 r
  U160/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[29] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[29] (in)                              0.00       0.00 f
  U159/ZN (AOI22_X1)                       0.05       0.05 r
  U158/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[30] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[30] (in)                              0.00       0.00 f
  U155/ZN (AOI22_X1)                       0.05       0.05 r
  U154/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[31] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[31] (in)                              0.00       0.00 f
  U153/ZN (AOI22_X1)                       0.05       0.05 r
  U152/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[32] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[32] (in)                              0.00       0.00 f
  U151/ZN (AOI22_X1)                       0.05       0.05 r
  U150/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[33] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[33] (in)                              0.00       0.00 f
  U149/ZN (AOI22_X1)                       0.05       0.05 r
  U148/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[34] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[34] (in)                              0.00       0.00 f
  U147/ZN (AOI22_X1)                       0.05       0.05 r
  U146/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[35] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[35] (in)                              0.00       0.00 f
  U145/ZN (AOI22_X1)                       0.05       0.05 r
  U144/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[36] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[36] (in)                              0.00       0.00 f
  U143/ZN (AOI22_X1)                       0.05       0.05 r
  U142/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[37] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[37] (in)                              0.00       0.00 f
  U141/ZN (AOI22_X1)                       0.05       0.05 r
  U140/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[38] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[38] (in)                              0.00       0.00 f
  U139/ZN (AOI22_X1)                       0.05       0.05 r
  U138/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[39] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[39] (in)                              0.00       0.00 f
  U137/ZN (AOI22_X1)                       0.05       0.05 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[40] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[40] (in)                              0.00       0.00 f
  U133/ZN (AOI22_X1)                       0.05       0.05 r
  U132/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[41] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[41] (in)                              0.00       0.00 f
  U131/ZN (AOI22_X1)                       0.05       0.05 r
  U130/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[42] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[42] (in)                              0.00       0.00 f
  U129/ZN (AOI22_X1)                       0.05       0.05 r
  U128/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[43] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[43] (in)                              0.00       0.00 f
  U127/ZN (AOI22_X1)                       0.05       0.05 r
  U126/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[44] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[44] (in)                              0.00       0.00 f
  U125/ZN (AOI22_X1)                       0.05       0.05 r
  U124/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[45] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[45] (in)                              0.00       0.00 f
  U123/ZN (AOI22_X1)                       0.05       0.05 r
  U122/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[46] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[46] (in)                              0.00       0.00 f
  U121/ZN (AOI22_X1)                       0.05       0.05 r
  U120/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[47] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[47] (in)                              0.00       0.00 f
  U119/ZN (AOI22_X1)                       0.05       0.05 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[48] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[48] (in)                              0.00       0.00 f
  U117/ZN (AOI22_X1)                       0.05       0.05 r
  U116/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[49] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[49] (in)                              0.00       0.00 f
  U115/ZN (AOI22_X1)                       0.05       0.05 r
  U114/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[50] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[50] (in)                              0.00       0.00 f
  U111/ZN (AOI22_X1)                       0.05       0.05 r
  U110/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[51] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[51] (in)                              0.00       0.00 f
  U109/ZN (AOI22_X1)                       0.05       0.05 r
  U108/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[52] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[52] (in)                              0.00       0.00 f
  U107/ZN (AOI22_X1)                       0.05       0.05 r
  U106/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[53] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[53] (in)                              0.00       0.00 f
  U105/ZN (AOI22_X1)                       0.05       0.05 r
  U104/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[54] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[54] (in)                              0.00       0.00 f
  U103/ZN (AOI22_X1)                       0.05       0.05 r
  U102/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[55] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[55] (in)                              0.00       0.00 f
  U101/ZN (AOI22_X1)                       0.05       0.05 r
  U100/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[56] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[56] (in)                              0.00       0.00 f
  U99/ZN (AOI22_X1)                        0.05       0.05 r
  U98/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[57] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[57] (in)                              0.00       0.00 f
  U97/ZN (AOI22_X1)                        0.05       0.05 r
  U96/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[58] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[58] (in)                              0.00       0.00 f
  U95/ZN (AOI22_X1)                        0.05       0.05 r
  U94/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[59] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[59] (in)                              0.00       0.00 f
  U93/ZN (AOI22_X1)                        0.05       0.05 r
  U92/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[60] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[60] (in)                              0.00       0.00 f
  U89/ZN (AOI22_X1)                        0.05       0.05 r
  U88/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[61] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[61] (in)                              0.00       0.00 f
  U87/ZN (AOI22_X1)                        0.05       0.05 r
  U86/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[62] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[62] (in)                              0.00       0.00 f
  U85/ZN (AOI22_X1)                        0.05       0.05 r
  U84/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[63] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[63] (in)                              0.00       0.00 f
  U83/ZN (AOI22_X1)                        0.05       0.05 r
  U82/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[64] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[64] (in)                              0.00       0.00 f
  U81/ZN (AOI22_X1)                        0.05       0.05 r
  U80/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[65] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[65] (in)                              0.00       0.00 f
  U79/ZN (AOI22_X1)                        0.05       0.05 r
  U78/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[66] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[66] (in)                              0.00       0.00 f
  U77/ZN (AOI22_X1)                        0.05       0.05 r
  U76/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[67] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[67] (in)                              0.00       0.00 f
  U75/ZN (AOI22_X1)                        0.05       0.05 r
  U74/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[68] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[68] (in)                              0.00       0.00 f
  U73/ZN (AOI22_X1)                        0.05       0.05 r
  U72/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[69] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[69] (in)                              0.00       0.00 f
  U71/ZN (AOI22_X1)                        0.05       0.05 r
  U70/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[70] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[70] (in)                              0.00       0.00 f
  U67/ZN (AOI22_X1)                        0.05       0.05 r
  U66/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[71] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[71] (in)                              0.00       0.00 f
  U65/ZN (AOI22_X1)                        0.05       0.05 r
  U64/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[72] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[72] (in)                              0.00       0.00 f
  U63/ZN (AOI22_X1)                        0.05       0.05 r
  U62/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[73] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[73] (in)                              0.00       0.00 f
  U61/ZN (AOI22_X1)                        0.05       0.05 r
  U60/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[74] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[74] (in)                              0.00       0.00 f
  U59/ZN (AOI22_X1)                        0.05       0.05 r
  U58/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[75] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[75] (in)                              0.00       0.00 f
  U57/ZN (AOI22_X1)                        0.05       0.05 r
  U56/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[76] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[76] (in)                              0.00       0.00 f
  U55/ZN (AOI22_X1)                        0.05       0.05 r
  U54/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[77] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[77] (in)                              0.00       0.00 f
  U53/ZN (AOI22_X1)                        0.05       0.05 r
  U52/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[78] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[78] (in)                              0.00       0.00 f
  U51/ZN (AOI22_X1)                        0.05       0.05 r
  U50/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[79] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[79] (in)                              0.00       0.00 f
  U49/ZN (AOI22_X1)                        0.05       0.05 r
  U48/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[80] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[80] (in)                              0.00       0.00 f
  U45/ZN (AOI22_X1)                        0.05       0.05 r
  U44/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[81] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[81] (in)                              0.00       0.00 f
  U43/ZN (AOI22_X1)                        0.05       0.05 r
  U42/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[82] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[82] (in)                              0.00       0.00 f
  U41/ZN (AOI22_X1)                        0.05       0.05 r
  U40/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[83] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[83] (in)                              0.00       0.00 f
  U39/ZN (AOI22_X1)                        0.05       0.05 r
  U38/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[84] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[84] (in)                              0.00       0.00 f
  U37/ZN (AOI22_X1)                        0.05       0.05 r
  U36/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[85] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[85] (in)                              0.00       0.00 f
  U35/ZN (AOI22_X1)                        0.05       0.05 r
  U34/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[86] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[86] (in)                              0.00       0.00 f
  U33/ZN (AOI22_X1)                        0.05       0.05 r
  U32/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[87] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[87] (in)                              0.00       0.00 f
  U31/ZN (AOI22_X1)                        0.05       0.05 r
  U30/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[88] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[88] (in)                              0.00       0.00 f
  U29/ZN (AOI22_X1)                        0.05       0.05 r
  U28/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[89] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[89] (in)                              0.00       0.00 f
  U27/ZN (AOI22_X1)                        0.05       0.05 r
  U26/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[90] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[90] (in)                              0.00       0.00 f
  U23/ZN (AOI22_X1)                        0.05       0.05 r
  U22/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[91] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[91] (in)                              0.00       0.00 f
  U21/ZN (AOI22_X1)                        0.05       0.05 r
  U20/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[92] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[92] (in)                              0.00       0.00 f
  U19/ZN (AOI22_X1)                        0.05       0.05 r
  U18/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[93] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[93] (in)                              0.00       0.00 f
  U17/ZN (AOI22_X1)                        0.05       0.05 r
  U16/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[94] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[94] (in)                              0.00       0.00 f
  U15/ZN (AOI22_X1)                        0.05       0.05 r
  U14/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[95] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[95] (in)                              0.00       0.00 f
  U13/ZN (AOI22_X1)                        0.05       0.05 r
  U12/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[96] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[96] (in)                              0.00       0.00 f
  U11/ZN (AOI22_X1)                        0.05       0.05 r
  U10/ZN (INV_X1)                          0.03       0.07 f
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[97] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[97] (in)                              0.00       0.00 f
  U9/ZN (AOI22_X1)                         0.05       0.05 r
  U8/ZN (INV_X1)                           0.03       0.07 f
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[98] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[98] (in)                              0.00       0.00 f
  U7/ZN (AOI22_X1)                         0.05       0.05 r
  U6/ZN (INV_X1)                           0.03       0.07 f
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[99] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[99] (in)                              0.00       0.00 f
  U5/ZN (AOI22_X1)                         0.05       0.05 r
  U4/ZN (INV_X1)                           0.03       0.07 f
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[101] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[101] (in)                             0.00       0.00 f
  U355/ZN (AOI22_X1)                       0.05       0.05 r
  U354/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[103] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[103] (in)                             0.00       0.00 f
  U351/ZN (AOI22_X1)                       0.05       0.05 r
  U350/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[105] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[105] (in)                             0.00       0.00 f
  U347/ZN (AOI22_X1)                       0.05       0.05 r
  U346/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[107] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[107] (in)                             0.00       0.00 f
  U343/ZN (AOI22_X1)                       0.05       0.05 r
  U342/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[109] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[109] (in)                             0.00       0.00 f
  U339/ZN (AOI22_X1)                       0.05       0.05 r
  U338/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[120] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[120] (in)                             0.00       0.00 f
  U313/ZN (AOI22_X1)                       0.05       0.05 r
  U312/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[121] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[121] (in)                             0.00       0.00 f
  U311/ZN (AOI22_X1)                       0.05       0.05 r
  U310/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[122] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[122] (in)                             0.00       0.00 f
  U309/ZN (AOI22_X1)                       0.05       0.05 r
  U308/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[123] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[123] (in)                             0.00       0.00 f
  U307/ZN (AOI22_X1)                       0.05       0.05 r
  U306/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[124] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[124] (in)                             0.00       0.00 f
  U305/ZN (AOI22_X1)                       0.05       0.05 r
  U304/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[125] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[125] (in)                             0.00       0.00 f
  U303/ZN (AOI22_X1)                       0.05       0.05 r
  U302/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[126] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[126] (in)                             0.00       0.00 f
  U301/ZN (AOI22_X1)                       0.05       0.05 r
  U300/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[127] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[127] (in)                             0.00       0.00 f
  U299/ZN (AOI22_X1)                       0.05       0.05 r
  U298/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[128] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[128] (in)                             0.00       0.00 f
  U297/ZN (AOI22_X1)                       0.05       0.05 r
  U296/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[129] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[129] (in)                             0.00       0.00 f
  U295/ZN (AOI22_X1)                       0.05       0.05 r
  U294/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[130] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[130] (in)                             0.00       0.00 f
  U291/ZN (AOI22_X1)                       0.05       0.05 r
  U290/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[131] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[131] (in)                             0.00       0.00 f
  U289/ZN (AOI22_X1)                       0.05       0.05 r
  U288/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[132] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[132] (in)                             0.00       0.00 f
  U287/ZN (AOI22_X1)                       0.05       0.05 r
  U286/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[133] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[133] (in)                             0.00       0.00 f
  U285/ZN (AOI22_X1)                       0.05       0.05 r
  U284/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[134] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[134] (in)                             0.00       0.00 f
  U283/ZN (AOI22_X1)                       0.05       0.05 r
  U282/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[135] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[135] (in)                             0.00       0.00 f
  U281/ZN (AOI22_X1)                       0.05       0.05 r
  U280/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[136] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[136] (in)                             0.00       0.00 f
  U279/ZN (AOI22_X1)                       0.05       0.05 r
  U278/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[137] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[137] (in)                             0.00       0.00 f
  U277/ZN (AOI22_X1)                       0.05       0.05 r
  U276/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[138] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[138] (in)                             0.00       0.00 f
  U275/ZN (AOI22_X1)                       0.05       0.05 r
  U274/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[139] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[139] (in)                             0.00       0.00 f
  U273/ZN (AOI22_X1)                       0.05       0.05 r
  U272/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[140] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[140] (in)                             0.00       0.00 f
  U269/ZN (AOI22_X1)                       0.05       0.05 r
  U268/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[141] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[141] (in)                             0.00       0.00 f
  U267/ZN (AOI22_X1)                       0.05       0.05 r
  U266/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[142] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[142] (in)                             0.00       0.00 f
  U265/ZN (AOI22_X1)                       0.05       0.05 r
  U264/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[143] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[143] (in)                             0.00       0.00 f
  U263/ZN (AOI22_X1)                       0.05       0.05 r
  U262/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[144] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[144] (in)                             0.00       0.00 f
  U261/ZN (AOI22_X1)                       0.05       0.05 r
  U260/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[145] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[145] (in)                             0.00       0.00 f
  U259/ZN (AOI22_X1)                       0.05       0.05 r
  U258/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[146] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[146] (in)                             0.00       0.00 f
  U257/ZN (AOI22_X1)                       0.05       0.05 r
  U256/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[147] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[147] (in)                             0.00       0.00 f
  U255/ZN (AOI22_X1)                       0.05       0.05 r
  U254/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[148] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[148] (in)                             0.00       0.00 f
  U253/ZN (AOI22_X1)                       0.05       0.05 r
  U252/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[149] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[149] (in)                             0.00       0.00 f
  U251/ZN (AOI22_X1)                       0.05       0.05 r
  U250/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[150] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[150] (in)                             0.00       0.00 f
  U247/ZN (AOI22_X1)                       0.05       0.05 r
  U246/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[151] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[151] (in)                             0.00       0.00 f
  U245/ZN (AOI22_X1)                       0.05       0.05 r
  U244/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[152] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[152] (in)                             0.00       0.00 f
  U243/ZN (AOI22_X1)                       0.05       0.05 r
  U242/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[153] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[153] (in)                             0.00       0.00 f
  U241/ZN (AOI22_X1)                       0.05       0.05 r
  U240/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[154] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[154] (in)                             0.00       0.00 f
  U239/ZN (AOI22_X1)                       0.05       0.05 r
  U238/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[155] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[155] (in)                             0.00       0.00 f
  U237/ZN (AOI22_X1)                       0.05       0.05 r
  U236/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[156] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[156] (in)                             0.00       0.00 f
  U235/ZN (AOI22_X1)                       0.05       0.05 r
  U234/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[157] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[157] (in)                             0.00       0.00 f
  U233/ZN (AOI22_X1)                       0.05       0.05 r
  U232/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[158] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[158] (in)                             0.00       0.00 f
  U231/ZN (AOI22_X1)                       0.05       0.05 r
  U230/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[159] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[159] (in)                             0.00       0.00 f
  U229/ZN (AOI22_X1)                       0.05       0.05 r
  U228/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[160] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[160] (in)                             0.00       0.00 f
  U225/ZN (AOI22_X1)                       0.05       0.05 r
  U224/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[161] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[161] (in)                             0.00       0.00 f
  U223/ZN (AOI22_X1)                       0.05       0.05 r
  U222/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[162] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[162] (in)                             0.00       0.00 f
  U221/ZN (AOI22_X1)                       0.05       0.05 r
  U220/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[163] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[163] (in)                             0.00       0.00 f
  U219/ZN (AOI22_X1)                       0.05       0.05 r
  U218/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[164] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[164] (in)                             0.00       0.00 f
  U217/ZN (AOI22_X1)                       0.05       0.05 r
  U216/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[165] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[165] (in)                             0.00       0.00 f
  U215/ZN (AOI22_X1)                       0.05       0.05 r
  U214/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[166] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[166] (in)                             0.00       0.00 f
  U213/ZN (AOI22_X1)                       0.05       0.05 r
  U212/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[167] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[167] (in)                             0.00       0.00 f
  U211/ZN (AOI22_X1)                       0.05       0.05 r
  U210/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[168] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[168] (in)                             0.00       0.00 f
  U209/ZN (AOI22_X1)                       0.05       0.05 r
  U208/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[169] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[169] (in)                             0.00       0.00 f
  U207/ZN (AOI22_X1)                       0.05       0.05 r
  U206/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[170] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[170] (in)                             0.00       0.00 f
  U203/ZN (AOI22_X1)                       0.05       0.05 r
  U202/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[171] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[171] (in)                             0.00       0.00 f
  U201/ZN (AOI22_X1)                       0.05       0.05 r
  U200/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[172] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[172] (in)                             0.00       0.00 f
  U199/ZN (AOI22_X1)                       0.05       0.05 r
  U198/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[173] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[173] (in)                             0.00       0.00 f
  U197/ZN (AOI22_X1)                       0.05       0.05 r
  U196/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[174] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[174] (in)                             0.00       0.00 f
  U195/ZN (AOI22_X1)                       0.05       0.05 r
  U194/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[175] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[175] (in)                             0.00       0.00 f
  U193/ZN (AOI22_X1)                       0.05       0.05 r
  U192/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[176] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[176] (in)                             0.00       0.00 f
  U191/ZN (AOI22_X1)                       0.05       0.05 r
  U190/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[177] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[177] (in)                             0.00       0.00 f
  U189/ZN (AOI22_X1)                       0.05       0.05 r
  U188/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[178] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[178] (in)                             0.00       0.00 f
  U187/ZN (AOI22_X1)                       0.05       0.05 r
  U186/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[10] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[10] (in)                              0.00       0.00 f
  U337/ZN (AOI22_X1)                       0.05       0.05 r
  U336/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[11] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[11] (in)                              0.00       0.00 f
  U315/ZN (AOI22_X1)                       0.05       0.05 r
  U314/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[100] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[100] (in)                             0.00       0.00 f
  U357/ZN (AOI22_X1)                       0.05       0.05 r
  U356/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[102] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[102] (in)                             0.00       0.00 f
  U353/ZN (AOI22_X1)                       0.05       0.05 r
  U352/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[104] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[104] (in)                             0.00       0.00 f
  U349/ZN (AOI22_X1)                       0.05       0.05 r
  U348/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[106] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[106] (in)                             0.00       0.00 f
  U345/ZN (AOI22_X1)                       0.05       0.05 r
  U344/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[108] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[108] (in)                             0.00       0.00 f
  U341/ZN (AOI22_X1)                       0.05       0.05 r
  U340/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[110] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[110] (in)                             0.00       0.00 f
  U335/ZN (AOI22_X1)                       0.05       0.05 r
  U334/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[111] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[111] (in)                             0.00       0.00 f
  U333/ZN (AOI22_X1)                       0.05       0.05 r
  U332/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[112] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[112] (in)                             0.00       0.00 f
  U331/ZN (AOI22_X1)                       0.05       0.05 r
  U330/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[113] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[113] (in)                             0.00       0.00 f
  U329/ZN (AOI22_X1)                       0.05       0.05 r
  U328/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[114] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[114] (in)                             0.00       0.00 f
  U327/ZN (AOI22_X1)                       0.05       0.05 r
  U326/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[115] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[115] (in)                             0.00       0.00 f
  U325/ZN (AOI22_X1)                       0.05       0.05 r
  U324/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[116] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[116] (in)                             0.00       0.00 f
  U323/ZN (AOI22_X1)                       0.05       0.05 r
  U322/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[117] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[117] (in)                             0.00       0.00 f
  U321/ZN (AOI22_X1)                       0.05       0.05 r
  U320/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[118] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[118] (in)                             0.00       0.00 f
  U319/ZN (AOI22_X1)                       0.05       0.05 r
  U318/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[119] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[119] (in)                             0.00       0.00 f
  U317/ZN (AOI22_X1)                       0.05       0.05 r
  U316/ZN (INV_X1)                         0.03       0.07 f
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)      0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[9] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  in[9] (in)                               0.00       0.00 f
  U3/ZN (AOI22_X1)                         0.05       0.05 r
  U2/ZN (INV_X1)                           0.03       0.07 f
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: in[9] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[9] (in)                               0.00       0.00 r
  U3/ZN (AOI22_X1)                         0.02       0.02 f
  U2/ZN (INV_X1)                           0.04       0.06 r
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[1] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[1] (in)                               0.00       0.00 r
  U179/ZN (AOI22_X1)                       0.02       0.02 f
  U178/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[2] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[2] (in)                               0.00       0.00 r
  U157/ZN (AOI22_X1)                       0.02       0.02 f
  U156/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[3] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[3] (in)                               0.00       0.00 r
  U135/ZN (AOI22_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[4] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[4] (in)                               0.00       0.00 r
  U113/ZN (AOI22_X1)                       0.02       0.02 f
  U112/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[12] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[12] (in)                              0.00       0.00 r
  U293/ZN (AOI22_X1)                       0.02       0.02 f
  U292/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[13] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[13] (in)                              0.00       0.00 r
  U271/ZN (AOI22_X1)                       0.02       0.02 f
  U270/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[14] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[14] (in)                              0.00       0.00 r
  U249/ZN (AOI22_X1)                       0.02       0.02 f
  U248/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[15] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[15] (in)                              0.00       0.00 r
  U227/ZN (AOI22_X1)                       0.02       0.02 f
  U226/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[16] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[16] (in)                              0.00       0.00 r
  U205/ZN (AOI22_X1)                       0.02       0.02 f
  U204/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[17] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[17] (in)                              0.00       0.00 r
  U185/ZN (AOI22_X1)                       0.02       0.02 f
  U184/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[18] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[18] (in)                              0.00       0.00 r
  U183/ZN (AOI22_X1)                       0.02       0.02 f
  U182/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[19] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[19] (in)                              0.00       0.00 r
  U181/ZN (AOI22_X1)                       0.02       0.02 f
  U180/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[20] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[20] (in)                              0.00       0.00 r
  U177/ZN (AOI22_X1)                       0.02       0.02 f
  U176/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[21] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[21] (in)                              0.00       0.00 r
  U175/ZN (AOI22_X1)                       0.02       0.02 f
  U174/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[22] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[22] (in)                              0.00       0.00 r
  U173/ZN (AOI22_X1)                       0.02       0.02 f
  U172/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[23] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[23] (in)                              0.00       0.00 r
  U171/ZN (AOI22_X1)                       0.02       0.02 f
  U170/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[24] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[24] (in)                              0.00       0.00 r
  U169/ZN (AOI22_X1)                       0.02       0.02 f
  U168/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[25] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[25] (in)                              0.00       0.00 r
  U167/ZN (AOI22_X1)                       0.02       0.02 f
  U166/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[26] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[26] (in)                              0.00       0.00 r
  U165/ZN (AOI22_X1)                       0.02       0.02 f
  U164/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[27] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[27] (in)                              0.00       0.00 r
  U163/ZN (AOI22_X1)                       0.02       0.02 f
  U162/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[28] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[28] (in)                              0.00       0.00 r
  U161/ZN (AOI22_X1)                       0.02       0.02 f
  U160/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[29] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[29] (in)                              0.00       0.00 r
  U159/ZN (AOI22_X1)                       0.02       0.02 f
  U158/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[30] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[30] (in)                              0.00       0.00 r
  U155/ZN (AOI22_X1)                       0.02       0.02 f
  U154/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[31] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[31] (in)                              0.00       0.00 r
  U153/ZN (AOI22_X1)                       0.02       0.02 f
  U152/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[32] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[32] (in)                              0.00       0.00 r
  U151/ZN (AOI22_X1)                       0.02       0.02 f
  U150/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[33] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[33] (in)                              0.00       0.00 r
  U149/ZN (AOI22_X1)                       0.02       0.02 f
  U148/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[34] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[34] (in)                              0.00       0.00 r
  U147/ZN (AOI22_X1)                       0.02       0.02 f
  U146/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[35] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[35] (in)                              0.00       0.00 r
  U145/ZN (AOI22_X1)                       0.02       0.02 f
  U144/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[36] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[36] (in)                              0.00       0.00 r
  U143/ZN (AOI22_X1)                       0.02       0.02 f
  U142/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[37] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[37] (in)                              0.00       0.00 r
  U141/ZN (AOI22_X1)                       0.02       0.02 f
  U140/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[38] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[38] (in)                              0.00       0.00 r
  U139/ZN (AOI22_X1)                       0.02       0.02 f
  U138/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[39] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[39] (in)                              0.00       0.00 r
  U137/ZN (AOI22_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[40] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[40] (in)                              0.00       0.00 r
  U133/ZN (AOI22_X1)                       0.02       0.02 f
  U132/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[41] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[41] (in)                              0.00       0.00 r
  U131/ZN (AOI22_X1)                       0.02       0.02 f
  U130/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[42] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[42] (in)                              0.00       0.00 r
  U129/ZN (AOI22_X1)                       0.02       0.02 f
  U128/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[43] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[43] (in)                              0.00       0.00 r
  U127/ZN (AOI22_X1)                       0.02       0.02 f
  U126/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[44] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[44] (in)                              0.00       0.00 r
  U125/ZN (AOI22_X1)                       0.02       0.02 f
  U124/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[45] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[45] (in)                              0.00       0.00 r
  U123/ZN (AOI22_X1)                       0.02       0.02 f
  U122/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[46] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[46] (in)                              0.00       0.00 r
  U121/ZN (AOI22_X1)                       0.02       0.02 f
  U120/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[47] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[47] (in)                              0.00       0.00 r
  U119/ZN (AOI22_X1)                       0.02       0.02 f
  U118/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[48] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[48] (in)                              0.00       0.00 r
  U117/ZN (AOI22_X1)                       0.02       0.02 f
  U116/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[49] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[49] (in)                              0.00       0.00 r
  U115/ZN (AOI22_X1)                       0.02       0.02 f
  U114/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[50] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[50] (in)                              0.00       0.00 r
  U111/ZN (AOI22_X1)                       0.02       0.02 f
  U110/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[51] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[51] (in)                              0.00       0.00 r
  U109/ZN (AOI22_X1)                       0.02       0.02 f
  U108/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[52] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[52] (in)                              0.00       0.00 r
  U107/ZN (AOI22_X1)                       0.02       0.02 f
  U106/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[53] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[53] (in)                              0.00       0.00 r
  U105/ZN (AOI22_X1)                       0.02       0.02 f
  U104/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[54] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[54] (in)                              0.00       0.00 r
  U103/ZN (AOI22_X1)                       0.02       0.02 f
  U102/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[55] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[55] (in)                              0.00       0.00 r
  U101/ZN (AOI22_X1)                       0.02       0.02 f
  U100/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[123] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[123] (in)                             0.00       0.00 r
  U307/ZN (AOI22_X1)                       0.02       0.02 f
  U306/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[124] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[124] (in)                             0.00       0.00 r
  U305/ZN (AOI22_X1)                       0.02       0.02 f
  U304/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[125] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[125] (in)                             0.00       0.00 r
  U303/ZN (AOI22_X1)                       0.02       0.02 f
  U302/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[126] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[126] (in)                             0.00       0.00 r
  U301/ZN (AOI22_X1)                       0.02       0.02 f
  U300/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[127] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[127] (in)                             0.00       0.00 r
  U299/ZN (AOI22_X1)                       0.02       0.02 f
  U298/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[128] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[128] (in)                             0.00       0.00 r
  U297/ZN (AOI22_X1)                       0.02       0.02 f
  U296/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[129] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[129] (in)                             0.00       0.00 r
  U295/ZN (AOI22_X1)                       0.02       0.02 f
  U294/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[130] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[130] (in)                             0.00       0.00 r
  U291/ZN (AOI22_X1)                       0.02       0.02 f
  U290/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[131] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[131] (in)                             0.00       0.00 r
  U289/ZN (AOI22_X1)                       0.02       0.02 f
  U288/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[132] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[132] (in)                             0.00       0.00 r
  U287/ZN (AOI22_X1)                       0.02       0.02 f
  U286/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[133] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[133] (in)                             0.00       0.00 r
  U285/ZN (AOI22_X1)                       0.02       0.02 f
  U284/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[134] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[134] (in)                             0.00       0.00 r
  U283/ZN (AOI22_X1)                       0.02       0.02 f
  U282/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[135] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[135] (in)                             0.00       0.00 r
  U281/ZN (AOI22_X1)                       0.02       0.02 f
  U280/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[136] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[136] (in)                             0.00       0.00 r
  U279/ZN (AOI22_X1)                       0.02       0.02 f
  U278/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[137] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[137] (in)                             0.00       0.00 r
  U277/ZN (AOI22_X1)                       0.02       0.02 f
  U276/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[138] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[138] (in)                             0.00       0.00 r
  U275/ZN (AOI22_X1)                       0.02       0.02 f
  U274/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[139] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[139] (in)                             0.00       0.00 r
  U273/ZN (AOI22_X1)                       0.02       0.02 f
  U272/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[140] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[140] (in)                             0.00       0.00 r
  U269/ZN (AOI22_X1)                       0.02       0.02 f
  U268/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[141] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[141] (in)                             0.00       0.00 r
  U267/ZN (AOI22_X1)                       0.02       0.02 f
  U266/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[142] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[142] (in)                             0.00       0.00 r
  U265/ZN (AOI22_X1)                       0.02       0.02 f
  U264/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[143] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[143] (in)                             0.00       0.00 r
  U263/ZN (AOI22_X1)                       0.02       0.02 f
  U262/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[144] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[144] (in)                             0.00       0.00 r
  U261/ZN (AOI22_X1)                       0.02       0.02 f
  U260/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[145] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[145] (in)                             0.00       0.00 r
  U259/ZN (AOI22_X1)                       0.02       0.02 f
  U258/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[146] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[146] (in)                             0.00       0.00 r
  U257/ZN (AOI22_X1)                       0.02       0.02 f
  U256/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[147] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[147] (in)                             0.00       0.00 r
  U255/ZN (AOI22_X1)                       0.02       0.02 f
  U254/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[148] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[148] (in)                             0.00       0.00 r
  U253/ZN (AOI22_X1)                       0.02       0.02 f
  U252/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[149] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[149] (in)                             0.00       0.00 r
  U251/ZN (AOI22_X1)                       0.02       0.02 f
  U250/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[150] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[150] (in)                             0.00       0.00 r
  U247/ZN (AOI22_X1)                       0.02       0.02 f
  U246/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[151] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[151] (in)                             0.00       0.00 r
  U245/ZN (AOI22_X1)                       0.02       0.02 f
  U244/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[152] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[152] (in)                             0.00       0.00 r
  U243/ZN (AOI22_X1)                       0.02       0.02 f
  U242/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[153] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[153] (in)                             0.00       0.00 r
  U241/ZN (AOI22_X1)                       0.02       0.02 f
  U240/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[154] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[154] (in)                             0.00       0.00 r
  U239/ZN (AOI22_X1)                       0.02       0.02 f
  U238/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[155] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[155] (in)                             0.00       0.00 r
  U237/ZN (AOI22_X1)                       0.02       0.02 f
  U236/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[156] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[156] (in)                             0.00       0.00 r
  U235/ZN (AOI22_X1)                       0.02       0.02 f
  U234/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[157] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[157] (in)                             0.00       0.00 r
  U233/ZN (AOI22_X1)                       0.02       0.02 f
  U232/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[158] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[158] (in)                             0.00       0.00 r
  U231/ZN (AOI22_X1)                       0.02       0.02 f
  U230/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[159] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[159] (in)                             0.00       0.00 r
  U229/ZN (AOI22_X1)                       0.02       0.02 f
  U228/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[160] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[160] (in)                             0.00       0.00 r
  U225/ZN (AOI22_X1)                       0.02       0.02 f
  U224/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[161] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[161] (in)                             0.00       0.00 r
  U223/ZN (AOI22_X1)                       0.02       0.02 f
  U222/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[162] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[162] (in)                             0.00       0.00 r
  U221/ZN (AOI22_X1)                       0.02       0.02 f
  U220/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[163] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[163] (in)                             0.00       0.00 r
  U219/ZN (AOI22_X1)                       0.02       0.02 f
  U218/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[164] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[164] (in)                             0.00       0.00 r
  U217/ZN (AOI22_X1)                       0.02       0.02 f
  U216/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[165] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[165] (in)                             0.00       0.00 r
  U215/ZN (AOI22_X1)                       0.02       0.02 f
  U214/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[166] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[166] (in)                             0.00       0.00 r
  U213/ZN (AOI22_X1)                       0.02       0.02 f
  U212/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[167] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[167] (in)                             0.00       0.00 r
  U211/ZN (AOI22_X1)                       0.02       0.02 f
  U210/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[168] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[168] (in)                             0.00       0.00 r
  U209/ZN (AOI22_X1)                       0.02       0.02 f
  U208/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[169] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[169] (in)                             0.00       0.00 r
  U207/ZN (AOI22_X1)                       0.02       0.02 f
  U206/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[170] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[170] (in)                             0.00       0.00 r
  U203/ZN (AOI22_X1)                       0.02       0.02 f
  U202/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[171] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[171] (in)                             0.00       0.00 r
  U201/ZN (AOI22_X1)                       0.02       0.02 f
  U200/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[172] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[172] (in)                             0.00       0.00 r
  U199/ZN (AOI22_X1)                       0.02       0.02 f
  U198/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[173] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[173] (in)                             0.00       0.00 r
  U197/ZN (AOI22_X1)                       0.02       0.02 f
  U196/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[174] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[174] (in)                             0.00       0.00 r
  U195/ZN (AOI22_X1)                       0.02       0.02 f
  U194/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[175] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[175] (in)                             0.00       0.00 r
  U193/ZN (AOI22_X1)                       0.02       0.02 f
  U192/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[176] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[176] (in)                             0.00       0.00 r
  U191/ZN (AOI22_X1)                       0.02       0.02 f
  U190/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[177] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[177] (in)                             0.00       0.00 r
  U189/ZN (AOI22_X1)                       0.02       0.02 f
  U188/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: in[178] (input port clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  in[178] (in)                             0.00       0.00 r
  U187/ZN (AOI22_X1)                       0.02       0.02 f
  U186/ZN (INV_X1)                         0.04       0.06 r
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)      0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_0_/Q (DFFR_X1)        0.18       0.18 f
  out[0] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_1_/Q (DFFR_X1)        0.18       0.18 f
  out[1] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_2_/Q (DFFR_X1)        0.18       0.18 f
  out[2] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_3_/Q (DFFR_X1)        0.18       0.18 f
  out[3] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_4_/Q (DFFR_X1)        0.18       0.18 f
  out[4] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_5_/Q (DFFR_X1)        0.18       0.18 f
  out[5] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_6_/Q (DFFR_X1)        0.18       0.18 f
  out[6] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_7_/Q (DFFR_X1)        0.18       0.18 f
  out[7] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_8_/Q (DFFR_X1)        0.18       0.18 f
  out[8] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_10_/Q (DFFR_X1)       0.18       0.18 f
  out[10] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_11_/Q (DFFR_X1)       0.18       0.18 f
  out[11] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_12_/Q (DFFR_X1)       0.18       0.18 f
  out[12] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_13_/Q (DFFR_X1)       0.18       0.18 f
  out[13] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_14_/Q (DFFR_X1)       0.18       0.18 f
  out[14] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_15_/Q (DFFR_X1)       0.18       0.18 f
  out[15] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_16_/Q (DFFR_X1)       0.18       0.18 f
  out[16] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_17_/Q (DFFR_X1)       0.18       0.18 f
  out[17] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_18_/Q (DFFR_X1)       0.18       0.18 f
  out[18] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_19_/Q (DFFR_X1)       0.18       0.18 f
  out[19] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_20_/Q (DFFR_X1)       0.18       0.18 f
  out[20] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_21_/Q (DFFR_X1)       0.18       0.18 f
  out[21] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_22_/Q (DFFR_X1)       0.18       0.18 f
  out[22] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_23_/Q (DFFR_X1)       0.18       0.18 f
  out[23] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_24_/Q (DFFR_X1)       0.18       0.18 f
  out[24] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_25_/Q (DFFR_X1)       0.18       0.18 f
  out[25] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_26_/Q (DFFR_X1)       0.18       0.18 f
  out[26] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_27_/Q (DFFR_X1)       0.18       0.18 f
  out[27] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_28_/Q (DFFR_X1)       0.18       0.18 f
  out[28] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_29_/Q (DFFR_X1)       0.18       0.18 f
  out[29] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_30_/Q (DFFR_X1)       0.18       0.18 f
  out[30] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_31_/Q (DFFR_X1)       0.18       0.18 f
  out[31] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_32_/Q (DFFR_X1)       0.18       0.18 f
  out[32] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_33_/Q (DFFR_X1)       0.18       0.18 f
  out[33] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_34_/Q (DFFR_X1)       0.18       0.18 f
  out[34] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_35_/Q (DFFR_X1)       0.18       0.18 f
  out[35] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_36_/Q (DFFR_X1)       0.18       0.18 f
  out[36] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_37_/Q (DFFR_X1)       0.18       0.18 f
  out[37] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_38_/Q (DFFR_X1)       0.18       0.18 f
  out[38] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_39_/Q (DFFR_X1)       0.18       0.18 f
  out[39] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_40_/Q (DFFR_X1)       0.18       0.18 f
  out[40] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_41_/Q (DFFR_X1)       0.18       0.18 f
  out[41] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_42_/Q (DFFR_X1)       0.18       0.18 f
  out[42] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_43_/Q (DFFR_X1)       0.18       0.18 f
  out[43] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_44_/Q (DFFR_X1)       0.18       0.18 f
  out[44] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_45_/Q (DFFR_X1)       0.18       0.18 f
  out[45] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_46_/Q (DFFR_X1)       0.18       0.18 f
  out[46] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_47_/Q (DFFR_X1)       0.18       0.18 f
  out[47] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_48_/Q (DFFR_X1)       0.18       0.18 f
  out[48] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_49_/Q (DFFR_X1)       0.18       0.18 f
  out[49] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_50_/Q (DFFR_X1)       0.18       0.18 f
  out[50] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_51_/Q (DFFR_X1)       0.18       0.18 f
  out[51] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_52_/Q (DFFR_X1)       0.18       0.18 f
  out[52] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_53_/Q (DFFR_X1)       0.18       0.18 f
  out[53] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_54_/Q (DFFR_X1)       0.18       0.18 f
  out[54] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_55_/Q (DFFR_X1)       0.18       0.18 f
  out[55] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_56_/Q (DFFR_X1)       0.18       0.18 f
  out[56] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_57_/Q (DFFR_X1)       0.18       0.18 f
  out[57] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_58_/Q (DFFR_X1)       0.18       0.18 f
  out[58] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_59_/Q (DFFR_X1)       0.18       0.18 f
  out[59] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_60_/Q (DFFR_X1)       0.18       0.18 f
  out[60] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_61_/Q (DFFR_X1)       0.18       0.18 f
  out[61] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_62_/Q (DFFR_X1)       0.18       0.18 f
  out[62] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_63_/Q (DFFR_X1)       0.18       0.18 f
  out[63] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_64_/Q (DFFR_X1)       0.18       0.18 f
  out[64] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_65_/Q (DFFR_X1)       0.18       0.18 f
  out[65] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_66_/Q (DFFR_X1)       0.18       0.18 f
  out[66] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_67_/Q (DFFR_X1)       0.18       0.18 f
  out[67] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_68_/Q (DFFR_X1)       0.18       0.18 f
  out[68] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_69_/Q (DFFR_X1)       0.18       0.18 f
  out[69] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_70_/Q (DFFR_X1)       0.18       0.18 f
  out[70] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_71_/Q (DFFR_X1)       0.18       0.18 f
  out[71] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_72_/Q (DFFR_X1)       0.18       0.18 f
  out[72] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_73_/Q (DFFR_X1)       0.18       0.18 f
  out[73] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_74_/Q (DFFR_X1)       0.18       0.18 f
  out[74] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_75_/Q (DFFR_X1)       0.18       0.18 f
  out[75] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_76_/Q (DFFR_X1)       0.18       0.18 f
  out[76] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_77_/Q (DFFR_X1)       0.18       0.18 f
  out[77] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_78_/Q (DFFR_X1)       0.18       0.18 f
  out[78] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_79_/Q (DFFR_X1)       0.18       0.18 f
  out[79] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_80_/Q (DFFR_X1)       0.18       0.18 f
  out[80] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_81_/Q (DFFR_X1)       0.18       0.18 f
  out[81] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_82_/Q (DFFR_X1)       0.18       0.18 f
  out[82] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_83_/Q (DFFR_X1)       0.18       0.18 f
  out[83] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_84_/Q (DFFR_X1)       0.18       0.18 f
  out[84] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_85_/Q (DFFR_X1)       0.18       0.18 f
  out[85] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_86_/Q (DFFR_X1)       0.18       0.18 f
  out[86] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_87_/Q (DFFR_X1)       0.18       0.18 f
  out[87] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_88_/Q (DFFR_X1)       0.18       0.18 f
  out[88] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_89_/Q (DFFR_X1)       0.18       0.18 f
  out[89] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_90_/Q (DFFR_X1)       0.18       0.18 f
  out[90] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_91_/Q (DFFR_X1)       0.18       0.18 f
  out[91] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_92_/Q (DFFR_X1)       0.18       0.18 f
  out[92] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_93_/Q (DFFR_X1)       0.18       0.18 f
  out[93] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_94_/Q (DFFR_X1)       0.18       0.18 f
  out[94] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_95_/Q (DFFR_X1)       0.18       0.18 f
  out[95] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_96_/Q (DFFR_X1)       0.18       0.18 f
  out[96] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_97_/Q (DFFR_X1)       0.18       0.18 f
  out[97] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_98_/Q (DFFR_X1)       0.18       0.18 f
  out[98] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_99_/Q (DFFR_X1)       0.18       0.18 f
  out[99] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_100_/Q (DFFR_X1)                     0.18       0.18 f
  out[100] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[101] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_101_/Q (DFFR_X1)                     0.18       0.18 f
  out[101] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[102] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_102_/Q (DFFR_X1)                     0.18       0.18 f
  out[102] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[103] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_103_/Q (DFFR_X1)                     0.18       0.18 f
  out[103] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[104] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_104_/Q (DFFR_X1)                     0.18       0.18 f
  out[104] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[105] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_105_/Q (DFFR_X1)                     0.18       0.18 f
  out[105] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[106] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_106_/Q (DFFR_X1)                     0.18       0.18 f
  out[106] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[107] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_107_/Q (DFFR_X1)                     0.18       0.18 f
  out[107] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[108] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_108_/Q (DFFR_X1)                     0.18       0.18 f
  out[108] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[109] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_109_/Q (DFFR_X1)                     0.18       0.18 f
  out[109] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[110] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_110_/Q (DFFR_X1)                     0.18       0.18 f
  out[110] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[111] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_111_/Q (DFFR_X1)                     0.18       0.18 f
  out[111] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[112] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_112_/Q (DFFR_X1)                     0.18       0.18 f
  out[112] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[113] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_113_/Q (DFFR_X1)                     0.18       0.18 f
  out[113] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[114] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_114_/Q (DFFR_X1)                     0.18       0.18 f
  out[114] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[115] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_115_/Q (DFFR_X1)                     0.18       0.18 f
  out[115] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[116] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_116_/Q (DFFR_X1)                     0.18       0.18 f
  out[116] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[117] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_117_/Q (DFFR_X1)                     0.18       0.18 f
  out[117] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[118] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_118_/Q (DFFR_X1)                     0.18       0.18 f
  out[118] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[119] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_119_/Q (DFFR_X1)                     0.18       0.18 f
  out[119] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[120] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_120_/Q (DFFR_X1)                     0.18       0.18 f
  out[120] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[121] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_121_/Q (DFFR_X1)                     0.18       0.18 f
  out[121] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[122] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_122_/Q (DFFR_X1)                     0.18       0.18 f
  out[122] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[123] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_123_/Q (DFFR_X1)                     0.18       0.18 f
  out[123] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[124] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_124_/Q (DFFR_X1)                     0.18       0.18 f
  out[124] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[125] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_125_/Q (DFFR_X1)                     0.18       0.18 f
  out[125] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[126] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_126_/Q (DFFR_X1)                     0.18       0.18 f
  out[126] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[127] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_127_/Q (DFFR_X1)                     0.18       0.18 f
  out[127] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[128] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_128_/Q (DFFR_X1)                     0.18       0.18 f
  out[128] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[129] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_129_/Q (DFFR_X1)                     0.18       0.18 f
  out[129] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[130] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_130_/Q (DFFR_X1)                     0.18       0.18 f
  out[130] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[131] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_131_/Q (DFFR_X1)                     0.18       0.18 f
  out[131] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[132] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_132_/Q (DFFR_X1)                     0.18       0.18 f
  out[132] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[133] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_133_/Q (DFFR_X1)                     0.18       0.18 f
  out[133] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[134] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_134_/Q (DFFR_X1)                     0.18       0.18 f
  out[134] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[135] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_135_/Q (DFFR_X1)                     0.18       0.18 f
  out[135] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[136] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_136_/Q (DFFR_X1)                     0.18       0.18 f
  out[136] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[137] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_137_/Q (DFFR_X1)                     0.18       0.18 f
  out[137] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[138] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_138_/Q (DFFR_X1)                     0.18       0.18 f
  out[138] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[139] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_139_/Q (DFFR_X1)                     0.18       0.18 f
  out[139] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[140] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_140_/Q (DFFR_X1)                     0.18       0.18 f
  out[140] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[141] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_141_/Q (DFFR_X1)                     0.18       0.18 f
  out[141] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[142] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_142_/Q (DFFR_X1)                     0.18       0.18 f
  out[142] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[143] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_143_/Q (DFFR_X1)                     0.18       0.18 f
  out[143] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[144] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_144_/Q (DFFR_X1)                     0.18       0.18 f
  out[144] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[145] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_145_/Q (DFFR_X1)                     0.18       0.18 f
  out[145] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[146] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_146_/Q (DFFR_X1)                     0.18       0.18 f
  out[146] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[147] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_147_/Q (DFFR_X1)                     0.18       0.18 f
  out[147] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[148] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_148_/Q (DFFR_X1)                     0.18       0.18 f
  out[148] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[149] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_149_/Q (DFFR_X1)                     0.18       0.18 f
  out[149] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[150] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_150_/Q (DFFR_X1)                     0.18       0.18 f
  out[150] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[151] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_151_/Q (DFFR_X1)                     0.18       0.18 f
  out[151] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[152] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_152_/Q (DFFR_X1)                     0.18       0.18 f
  out[152] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[153] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_153_/Q (DFFR_X1)                     0.18       0.18 f
  out[153] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[154] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_154_/Q (DFFR_X1)                     0.18       0.18 f
  out[154] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[155] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_155_/Q (DFFR_X1)                     0.18       0.18 f
  out[155] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[156] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_156_/Q (DFFR_X1)                     0.18       0.18 f
  out[156] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[157] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_157_/Q (DFFR_X1)                     0.18       0.18 f
  out[157] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[158] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_158_/Q (DFFR_X1)                     0.18       0.18 f
  out[158] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[159] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_159_/Q (DFFR_X1)                     0.18       0.18 f
  out[159] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[160] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_160_/Q (DFFR_X1)                     0.18       0.18 f
  out[160] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[161] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_161_/Q (DFFR_X1)                     0.18       0.18 f
  out[161] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[162] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_162_/Q (DFFR_X1)                     0.18       0.18 f
  out[162] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[163] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_163_/Q (DFFR_X1)                     0.18       0.18 f
  out[163] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[164] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_164_/Q (DFFR_X1)                     0.18       0.18 f
  out[164] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[165] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_165_/Q (DFFR_X1)                     0.18       0.18 f
  out[165] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[166] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_166_/Q (DFFR_X1)                     0.18       0.18 f
  out[166] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[167] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_167_/Q (DFFR_X1)                     0.18       0.18 f
  out[167] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[168] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_168_/Q (DFFR_X1)                     0.18       0.18 f
  out[168] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[169] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_169_/Q (DFFR_X1)                     0.18       0.18 f
  out[169] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[170] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_170_/Q (DFFR_X1)                     0.18       0.18 f
  out[170] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[171] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_171_/Q (DFFR_X1)                     0.18       0.18 f
  out[171] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[172] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_172_/Q (DFFR_X1)                     0.18       0.18 f
  out[172] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[173] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_173_/Q (DFFR_X1)                     0.18       0.18 f
  out[173] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[174] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_174_/Q (DFFR_X1)                     0.18       0.18 f
  out[174] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[175] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_175_/Q (DFFR_X1)                     0.18       0.18 f
  out[175] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[176] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_176_/Q (DFFR_X1)                     0.18       0.18 f
  out[176] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[177] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_177_/Q (DFFR_X1)                     0.18       0.18 f
  out[177] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[178] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_178_/Q (DFFR_X1)                     0.18       0.18 f
  out[178] (out)                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: MEM_WB_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_9_/Q (DFFR_X1)        0.17       0.17 f
  out[9] (out)                             0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: MEM_WB_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_0_/Q (DFFR_X1)        0.10       0.10 r
  out[0] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_1_/Q (DFFR_X1)        0.10       0.10 r
  out[1] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_2_/Q (DFFR_X1)        0.10       0.10 r
  out[2] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_3_/Q (DFFR_X1)        0.10       0.10 r
  out[3] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_4_/Q (DFFR_X1)        0.10       0.10 r
  out[4] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_5_/Q (DFFR_X1)        0.10       0.10 r
  out[5] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_6_/Q (DFFR_X1)        0.10       0.10 r
  out[6] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_7_/Q (DFFR_X1)        0.10       0.10 r
  out[7] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_8_/Q (DFFR_X1)        0.10       0.10 r
  out[8] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_10_/Q (DFFR_X1)       0.10       0.10 r
  out[10] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_11_/Q (DFFR_X1)       0.10       0.10 r
  out[11] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_12_/Q (DFFR_X1)       0.10       0.10 r
  out[12] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_13_/Q (DFFR_X1)       0.10       0.10 r
  out[13] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_14_/Q (DFFR_X1)       0.10       0.10 r
  out[14] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_15_/Q (DFFR_X1)       0.10       0.10 r
  out[15] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_16_/Q (DFFR_X1)       0.10       0.10 r
  out[16] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_17_/Q (DFFR_X1)       0.10       0.10 r
  out[17] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_18_/Q (DFFR_X1)       0.10       0.10 r
  out[18] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_19_/Q (DFFR_X1)       0.10       0.10 r
  out[19] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_20_/Q (DFFR_X1)       0.10       0.10 r
  out[20] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_21_/Q (DFFR_X1)       0.10       0.10 r
  out[21] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_22_/Q (DFFR_X1)       0.10       0.10 r
  out[22] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_23_/Q (DFFR_X1)       0.10       0.10 r
  out[23] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_24_/Q (DFFR_X1)       0.10       0.10 r
  out[24] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_25_/Q (DFFR_X1)       0.10       0.10 r
  out[25] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_26_/Q (DFFR_X1)       0.10       0.10 r
  out[26] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_27_/Q (DFFR_X1)       0.10       0.10 r
  out[27] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_28_/Q (DFFR_X1)       0.10       0.10 r
  out[28] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_29_/Q (DFFR_X1)       0.10       0.10 r
  out[29] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_30_/Q (DFFR_X1)       0.10       0.10 r
  out[30] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_31_/Q (DFFR_X1)       0.10       0.10 r
  out[31] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_32_/Q (DFFR_X1)       0.10       0.10 r
  out[32] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_33_/Q (DFFR_X1)       0.10       0.10 r
  out[33] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_34_/Q (DFFR_X1)       0.10       0.10 r
  out[34] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_35_/Q (DFFR_X1)       0.10       0.10 r
  out[35] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_36_/Q (DFFR_X1)       0.10       0.10 r
  out[36] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_37_/Q (DFFR_X1)       0.10       0.10 r
  out[37] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_38_/Q (DFFR_X1)       0.10       0.10 r
  out[38] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_39_/Q (DFFR_X1)       0.10       0.10 r
  out[39] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_40_/Q (DFFR_X1)       0.10       0.10 r
  out[40] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_41_/Q (DFFR_X1)       0.10       0.10 r
  out[41] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_42_/Q (DFFR_X1)       0.10       0.10 r
  out[42] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_43_/Q (DFFR_X1)       0.10       0.10 r
  out[43] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_44_/Q (DFFR_X1)       0.10       0.10 r
  out[44] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_45_/Q (DFFR_X1)       0.10       0.10 r
  out[45] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_46_/Q (DFFR_X1)       0.10       0.10 r
  out[46] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_47_/Q (DFFR_X1)       0.10       0.10 r
  out[47] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_48_/Q (DFFR_X1)       0.10       0.10 r
  out[48] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_49_/Q (DFFR_X1)       0.10       0.10 r
  out[49] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_50_/Q (DFFR_X1)       0.10       0.10 r
  out[50] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_51_/Q (DFFR_X1)       0.10       0.10 r
  out[51] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_52_/Q (DFFR_X1)       0.10       0.10 r
  out[52] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_53_/Q (DFFR_X1)       0.10       0.10 r
  out[53] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_54_/Q (DFFR_X1)       0.10       0.10 r
  out[54] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_55_/Q (DFFR_X1)       0.10       0.10 r
  out[55] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_56_/Q (DFFR_X1)       0.10       0.10 r
  out[56] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_57_/Q (DFFR_X1)       0.10       0.10 r
  out[57] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_58_/Q (DFFR_X1)       0.10       0.10 r
  out[58] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_59_/Q (DFFR_X1)       0.10       0.10 r
  out[59] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_60_/Q (DFFR_X1)       0.10       0.10 r
  out[60] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_61_/Q (DFFR_X1)       0.10       0.10 r
  out[61] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_62_/Q (DFFR_X1)       0.10       0.10 r
  out[62] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_63_/Q (DFFR_X1)       0.10       0.10 r
  out[63] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_64_/Q (DFFR_X1)       0.10       0.10 r
  out[64] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_65_/Q (DFFR_X1)       0.10       0.10 r
  out[65] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_66_/Q (DFFR_X1)       0.10       0.10 r
  out[66] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_67_/Q (DFFR_X1)       0.10       0.10 r
  out[67] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_68_/Q (DFFR_X1)       0.10       0.10 r
  out[68] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_69_/Q (DFFR_X1)       0.10       0.10 r
  out[69] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_70_/Q (DFFR_X1)       0.10       0.10 r
  out[70] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_71_/Q (DFFR_X1)       0.10       0.10 r
  out[71] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_72_/Q (DFFR_X1)       0.10       0.10 r
  out[72] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_73_/Q (DFFR_X1)       0.10       0.10 r
  out[73] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_74_/Q (DFFR_X1)       0.10       0.10 r
  out[74] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_75_/Q (DFFR_X1)       0.10       0.10 r
  out[75] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_76_/Q (DFFR_X1)       0.10       0.10 r
  out[76] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_77_/Q (DFFR_X1)       0.10       0.10 r
  out[77] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_78_/Q (DFFR_X1)       0.10       0.10 r
  out[78] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_79_/Q (DFFR_X1)       0.10       0.10 r
  out[79] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_80_/Q (DFFR_X1)       0.10       0.10 r
  out[80] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_81_/Q (DFFR_X1)       0.10       0.10 r
  out[81] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_82_/Q (DFFR_X1)       0.10       0.10 r
  out[82] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_83_/Q (DFFR_X1)       0.10       0.10 r
  out[83] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_84_/Q (DFFR_X1)       0.10       0.10 r
  out[84] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_85_/Q (DFFR_X1)       0.10       0.10 r
  out[85] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_86_/Q (DFFR_X1)       0.10       0.10 r
  out[86] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_87_/Q (DFFR_X1)       0.10       0.10 r
  out[87] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_88_/Q (DFFR_X1)       0.10       0.10 r
  out[88] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_89_/Q (DFFR_X1)       0.10       0.10 r
  out[89] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_90_/Q (DFFR_X1)       0.10       0.10 r
  out[90] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_91_/Q (DFFR_X1)       0.10       0.10 r
  out[91] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_92_/Q (DFFR_X1)       0.10       0.10 r
  out[92] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_93_/Q (DFFR_X1)       0.10       0.10 r
  out[93] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_94_/Q (DFFR_X1)       0.10       0.10 r
  out[94] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_95_/Q (DFFR_X1)       0.10       0.10 r
  out[95] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_96_/Q (DFFR_X1)       0.10       0.10 r
  out[96] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_97_/Q (DFFR_X1)       0.10       0.10 r
  out[97] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_98_/Q (DFFR_X1)       0.10       0.10 r
  out[98] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_99_/Q (DFFR_X1)       0.10       0.10 r
  out[99] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: MEM_WB_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_100_/Q (DFFR_X1)                     0.10       0.10 r
  out[100] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[101] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_101_/Q (DFFR_X1)                     0.10       0.10 r
  out[101] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[102] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_102_/Q (DFFR_X1)                     0.10       0.10 r
  out[102] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[103] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_103_/Q (DFFR_X1)                     0.10       0.10 r
  out[103] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[104] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_104_/Q (DFFR_X1)                     0.10       0.10 r
  out[104] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[105] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_105_/Q (DFFR_X1)                     0.10       0.10 r
  out[105] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[106] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_106_/Q (DFFR_X1)                     0.10       0.10 r
  out[106] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[107] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_107_/Q (DFFR_X1)                     0.10       0.10 r
  out[107] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[108] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_108_/Q (DFFR_X1)                     0.10       0.10 r
  out[108] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[109] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_109_/Q (DFFR_X1)                     0.10       0.10 r
  out[109] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[110] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_110_/Q (DFFR_X1)                     0.10       0.10 r
  out[110] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[111] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_111_/Q (DFFR_X1)                     0.10       0.10 r
  out[111] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[112] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_112_/Q (DFFR_X1)                     0.10       0.10 r
  out[112] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[113] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_113_/Q (DFFR_X1)                     0.10       0.10 r
  out[113] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[114] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_114_/Q (DFFR_X1)                     0.10       0.10 r
  out[114] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[115] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_115_/Q (DFFR_X1)                     0.10       0.10 r
  out[115] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[116] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_116_/Q (DFFR_X1)                     0.10       0.10 r
  out[116] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[117] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_117_/Q (DFFR_X1)                     0.10       0.10 r
  out[117] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[118] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_118_/Q (DFFR_X1)                     0.10       0.10 r
  out[118] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[119] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_119_/Q (DFFR_X1)                     0.10       0.10 r
  out[119] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[120] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_120_/Q (DFFR_X1)                     0.10       0.10 r
  out[120] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[121] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_121_/Q (DFFR_X1)                     0.10       0.10 r
  out[121] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[122] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_122_/Q (DFFR_X1)                     0.10       0.10 r
  out[122] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[123] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_123_/Q (DFFR_X1)                     0.10       0.10 r
  out[123] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[124] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_124_/Q (DFFR_X1)                     0.10       0.10 r
  out[124] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[125] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_125_/Q (DFFR_X1)                     0.10       0.10 r
  out[125] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[126] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_126_/Q (DFFR_X1)                     0.10       0.10 r
  out[126] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[127] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_127_/Q (DFFR_X1)                     0.10       0.10 r
  out[127] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[128] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_128_/Q (DFFR_X1)                     0.10       0.10 r
  out[128] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[129] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_129_/Q (DFFR_X1)                     0.10       0.10 r
  out[129] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[130] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_130_/Q (DFFR_X1)                     0.10       0.10 r
  out[130] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[131] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_131_/Q (DFFR_X1)                     0.10       0.10 r
  out[131] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[132] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_132_/Q (DFFR_X1)                     0.10       0.10 r
  out[132] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[133] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_133_/Q (DFFR_X1)                     0.10       0.10 r
  out[133] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[134] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_134_/Q (DFFR_X1)                     0.10       0.10 r
  out[134] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[135] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_135_/Q (DFFR_X1)                     0.10       0.10 r
  out[135] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[136] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_136_/Q (DFFR_X1)                     0.10       0.10 r
  out[136] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[137] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_137_/Q (DFFR_X1)                     0.10       0.10 r
  out[137] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[138] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_138_/Q (DFFR_X1)                     0.10       0.10 r
  out[138] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[139] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_139_/Q (DFFR_X1)                     0.10       0.10 r
  out[139] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[140] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_140_/Q (DFFR_X1)                     0.10       0.10 r
  out[140] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[141] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_141_/Q (DFFR_X1)                     0.10       0.10 r
  out[141] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[142] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_142_/Q (DFFR_X1)                     0.10       0.10 r
  out[142] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[143] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_143_/Q (DFFR_X1)                     0.10       0.10 r
  out[143] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[144] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_144_/Q (DFFR_X1)                     0.10       0.10 r
  out[144] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[145] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_145_/Q (DFFR_X1)                     0.10       0.10 r
  out[145] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[146] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_146_/Q (DFFR_X1)                     0.10       0.10 r
  out[146] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[147] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_147_/Q (DFFR_X1)                     0.10       0.10 r
  out[147] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[148] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_148_/Q (DFFR_X1)                     0.10       0.10 r
  out[148] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[149] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_149_/Q (DFFR_X1)                     0.10       0.10 r
  out[149] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[150] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_150_/Q (DFFR_X1)                     0.10       0.10 r
  out[150] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[151] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_151_/Q (DFFR_X1)                     0.10       0.10 r
  out[151] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[152] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_152_/Q (DFFR_X1)                     0.10       0.10 r
  out[152] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[153] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_153_/Q (DFFR_X1)                     0.10       0.10 r
  out[153] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[154] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_154_/Q (DFFR_X1)                     0.10       0.10 r
  out[154] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[155] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_155_/Q (DFFR_X1)                     0.10       0.10 r
  out[155] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[156] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_156_/Q (DFFR_X1)                     0.10       0.10 r
  out[156] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[157] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_157_/Q (DFFR_X1)                     0.10       0.10 r
  out[157] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[158] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_158_/Q (DFFR_X1)                     0.10       0.10 r
  out[158] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[159] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_159_/Q (DFFR_X1)                     0.10       0.10 r
  out[159] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[160] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_160_/Q (DFFR_X1)                     0.10       0.10 r
  out[160] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[161] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_161_/Q (DFFR_X1)                     0.10       0.10 r
  out[161] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[162] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_162_/Q (DFFR_X1)                     0.10       0.10 r
  out[162] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[163] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_163_/Q (DFFR_X1)                     0.10       0.10 r
  out[163] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[164] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_164_/Q (DFFR_X1)                     0.10       0.10 r
  out[164] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[165] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_165_/Q (DFFR_X1)                     0.10       0.10 r
  out[165] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[166] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_166_/Q (DFFR_X1)                     0.10       0.10 r
  out[166] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[167] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_167_/Q (DFFR_X1)                     0.10       0.10 r
  out[167] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[168] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_168_/Q (DFFR_X1)                     0.10       0.10 r
  out[168] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[169] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_169_/Q (DFFR_X1)                     0.10       0.10 r
  out[169] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[170] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_170_/Q (DFFR_X1)                     0.10       0.10 r
  out[170] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[171] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_171_/Q (DFFR_X1)                     0.10       0.10 r
  out[171] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[172] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_172_/Q (DFFR_X1)                     0.10       0.10 r
  out[172] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[173] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_173_/Q (DFFR_X1)                     0.10       0.10 r
  out[173] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[174] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_174_/Q (DFFR_X1)                     0.10       0.10 r
  out[174] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[175] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_175_/Q (DFFR_X1)                     0.10       0.10 r
  out[175] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[176] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_176_/Q (DFFR_X1)                     0.10       0.10 r
  out[176] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[177] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_177_/Q (DFFR_X1)                     0.10       0.10 r
  out[177] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[178] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_178_/Q (DFFR_X1)                     0.10       0.10 r
  out[178] (out)                                          0.00       0.10 r
  data arrival time                                                  0.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: MEM_WB_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_9_/Q (DFFR_X1)        0.10       0.10 r
  out[9] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: MEM_WB_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_9_/Q (DFFR_X1)        0.17       0.17 f
  U3/ZN (AOI22_X1)                         0.09       0.26 r
  U2/ZN (INV_X1)                           0.03       0.29 f
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: MEM_WB_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_0_/Q (DFFR_X1)        0.18       0.18 f
  U359/ZN (AOI22_X1)                       0.08       0.25 r
  U358/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_1_/Q (DFFR_X1)        0.18       0.18 f
  U179/ZN (AOI22_X1)                       0.08       0.25 r
  U178/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_2_/Q (DFFR_X1)        0.18       0.18 f
  U157/ZN (AOI22_X1)                       0.08       0.25 r
  U156/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_3_/Q (DFFR_X1)        0.18       0.18 f
  U135/ZN (AOI22_X1)                       0.08       0.25 r
  U134/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_4_/Q (DFFR_X1)        0.18       0.18 f
  U113/ZN (AOI22_X1)                       0.08       0.25 r
  U112/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_5_/Q (DFFR_X1)        0.18       0.18 f
  U91/ZN (AOI22_X1)                        0.08       0.25 r
  U90/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_6_/Q (DFFR_X1)        0.18       0.18 f
  U69/ZN (AOI22_X1)                        0.08       0.25 r
  U68/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_7_/Q (DFFR_X1)        0.18       0.18 f
  U47/ZN (AOI22_X1)                        0.08       0.25 r
  U46/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_8_/Q (DFFR_X1)        0.18       0.18 f
  U25/ZN (AOI22_X1)                        0.08       0.25 r
  U24/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_12_/Q (DFFR_X1)       0.18       0.18 f
  U293/ZN (AOI22_X1)                       0.08       0.25 r
  U292/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_13_/Q (DFFR_X1)       0.18       0.18 f
  U271/ZN (AOI22_X1)                       0.08       0.25 r
  U270/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_14_/Q (DFFR_X1)       0.18       0.18 f
  U249/ZN (AOI22_X1)                       0.08       0.25 r
  U248/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_15_/Q (DFFR_X1)       0.18       0.18 f
  U227/ZN (AOI22_X1)                       0.08       0.25 r
  U226/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_16_/Q (DFFR_X1)       0.18       0.18 f
  U205/ZN (AOI22_X1)                       0.08       0.25 r
  U204/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_17_/Q (DFFR_X1)       0.18       0.18 f
  U185/ZN (AOI22_X1)                       0.08       0.25 r
  U184/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_18_/Q (DFFR_X1)       0.18       0.18 f
  U183/ZN (AOI22_X1)                       0.08       0.25 r
  U182/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_19_/Q (DFFR_X1)       0.18       0.18 f
  U181/ZN (AOI22_X1)                       0.08       0.25 r
  U180/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_20_/Q (DFFR_X1)       0.18       0.18 f
  U177/ZN (AOI22_X1)                       0.08       0.25 r
  U176/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_21_/Q (DFFR_X1)       0.18       0.18 f
  U175/ZN (AOI22_X1)                       0.08       0.25 r
  U174/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_22_/Q (DFFR_X1)       0.18       0.18 f
  U173/ZN (AOI22_X1)                       0.08       0.25 r
  U172/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_23_/Q (DFFR_X1)       0.18       0.18 f
  U171/ZN (AOI22_X1)                       0.08       0.25 r
  U170/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_24_/Q (DFFR_X1)       0.18       0.18 f
  U169/ZN (AOI22_X1)                       0.08       0.25 r
  U168/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_25_/Q (DFFR_X1)       0.18       0.18 f
  U167/ZN (AOI22_X1)                       0.08       0.25 r
  U166/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_26_/Q (DFFR_X1)       0.18       0.18 f
  U165/ZN (AOI22_X1)                       0.08       0.25 r
  U164/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_27_/Q (DFFR_X1)       0.18       0.18 f
  U163/ZN (AOI22_X1)                       0.08       0.25 r
  U162/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_28_/Q (DFFR_X1)       0.18       0.18 f
  U161/ZN (AOI22_X1)                       0.08       0.25 r
  U160/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_29_/Q (DFFR_X1)       0.18       0.18 f
  U159/ZN (AOI22_X1)                       0.08       0.25 r
  U158/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_30_/Q (DFFR_X1)       0.18       0.18 f
  U155/ZN (AOI22_X1)                       0.08       0.25 r
  U154/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_31_/Q (DFFR_X1)       0.18       0.18 f
  U153/ZN (AOI22_X1)                       0.08       0.25 r
  U152/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_32_/Q (DFFR_X1)       0.18       0.18 f
  U151/ZN (AOI22_X1)                       0.08       0.25 r
  U150/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_33_/Q (DFFR_X1)       0.18       0.18 f
  U149/ZN (AOI22_X1)                       0.08       0.25 r
  U148/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_34_/Q (DFFR_X1)       0.18       0.18 f
  U147/ZN (AOI22_X1)                       0.08       0.25 r
  U146/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_35_/Q (DFFR_X1)       0.18       0.18 f
  U145/ZN (AOI22_X1)                       0.08       0.25 r
  U144/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_36_/Q (DFFR_X1)       0.18       0.18 f
  U143/ZN (AOI22_X1)                       0.08       0.25 r
  U142/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_37_/Q (DFFR_X1)       0.18       0.18 f
  U141/ZN (AOI22_X1)                       0.08       0.25 r
  U140/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_38_/Q (DFFR_X1)       0.18       0.18 f
  U139/ZN (AOI22_X1)                       0.08       0.25 r
  U138/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_39_/Q (DFFR_X1)       0.18       0.18 f
  U137/ZN (AOI22_X1)                       0.08       0.25 r
  U136/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_40_/Q (DFFR_X1)       0.18       0.18 f
  U133/ZN (AOI22_X1)                       0.08       0.25 r
  U132/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_41_/Q (DFFR_X1)       0.18       0.18 f
  U131/ZN (AOI22_X1)                       0.08       0.25 r
  U130/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_42_/Q (DFFR_X1)       0.18       0.18 f
  U129/ZN (AOI22_X1)                       0.08       0.25 r
  U128/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_43_/Q (DFFR_X1)       0.18       0.18 f
  U127/ZN (AOI22_X1)                       0.08       0.25 r
  U126/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_44_/Q (DFFR_X1)       0.18       0.18 f
  U125/ZN (AOI22_X1)                       0.08       0.25 r
  U124/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_45_/Q (DFFR_X1)       0.18       0.18 f
  U123/ZN (AOI22_X1)                       0.08       0.25 r
  U122/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_46_/Q (DFFR_X1)       0.18       0.18 f
  U121/ZN (AOI22_X1)                       0.08       0.25 r
  U120/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_47_/Q (DFFR_X1)       0.18       0.18 f
  U119/ZN (AOI22_X1)                       0.08       0.25 r
  U118/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_48_/Q (DFFR_X1)       0.18       0.18 f
  U117/ZN (AOI22_X1)                       0.08       0.25 r
  U116/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_49_/Q (DFFR_X1)       0.18       0.18 f
  U115/ZN (AOI22_X1)                       0.08       0.25 r
  U114/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_50_/Q (DFFR_X1)       0.18       0.18 f
  U111/ZN (AOI22_X1)                       0.08       0.25 r
  U110/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_51_/Q (DFFR_X1)       0.18       0.18 f
  U109/ZN (AOI22_X1)                       0.08       0.25 r
  U108/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_52_/Q (DFFR_X1)       0.18       0.18 f
  U107/ZN (AOI22_X1)                       0.08       0.25 r
  U106/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_53_/Q (DFFR_X1)       0.18       0.18 f
  U105/ZN (AOI22_X1)                       0.08       0.25 r
  U104/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_54_/Q (DFFR_X1)       0.18       0.18 f
  U103/ZN (AOI22_X1)                       0.08       0.25 r
  U102/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_55_/Q (DFFR_X1)       0.18       0.18 f
  U101/ZN (AOI22_X1)                       0.08       0.25 r
  U100/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_56_/Q (DFFR_X1)       0.18       0.18 f
  U99/ZN (AOI22_X1)                        0.08       0.25 r
  U98/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_57_/Q (DFFR_X1)       0.18       0.18 f
  U97/ZN (AOI22_X1)                        0.08       0.25 r
  U96/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_58_/Q (DFFR_X1)       0.18       0.18 f
  U95/ZN (AOI22_X1)                        0.08       0.25 r
  U94/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_59_/Q (DFFR_X1)       0.18       0.18 f
  U93/ZN (AOI22_X1)                        0.08       0.25 r
  U92/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_60_/Q (DFFR_X1)       0.18       0.18 f
  U89/ZN (AOI22_X1)                        0.08       0.25 r
  U88/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_61_/Q (DFFR_X1)       0.18       0.18 f
  U87/ZN (AOI22_X1)                        0.08       0.25 r
  U86/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_62_/Q (DFFR_X1)       0.18       0.18 f
  U85/ZN (AOI22_X1)                        0.08       0.25 r
  U84/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_63_/Q (DFFR_X1)       0.18       0.18 f
  U83/ZN (AOI22_X1)                        0.08       0.25 r
  U82/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_64_/Q (DFFR_X1)       0.18       0.18 f
  U81/ZN (AOI22_X1)                        0.08       0.25 r
  U80/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_65_/Q (DFFR_X1)       0.18       0.18 f
  U79/ZN (AOI22_X1)                        0.08       0.25 r
  U78/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_66_/Q (DFFR_X1)       0.18       0.18 f
  U77/ZN (AOI22_X1)                        0.08       0.25 r
  U76/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_67_/Q (DFFR_X1)       0.18       0.18 f
  U75/ZN (AOI22_X1)                        0.08       0.25 r
  U74/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_68_/Q (DFFR_X1)       0.18       0.18 f
  U73/ZN (AOI22_X1)                        0.08       0.25 r
  U72/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_69_/Q (DFFR_X1)       0.18       0.18 f
  U71/ZN (AOI22_X1)                        0.08       0.25 r
  U70/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_70_/Q (DFFR_X1)       0.18       0.18 f
  U67/ZN (AOI22_X1)                        0.08       0.25 r
  U66/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_71_/Q (DFFR_X1)       0.18       0.18 f
  U65/ZN (AOI22_X1)                        0.08       0.25 r
  U64/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_72_/Q (DFFR_X1)       0.18       0.18 f
  U63/ZN (AOI22_X1)                        0.08       0.25 r
  U62/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_73_/Q (DFFR_X1)       0.18       0.18 f
  U61/ZN (AOI22_X1)                        0.08       0.25 r
  U60/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_74_/Q (DFFR_X1)       0.18       0.18 f
  U59/ZN (AOI22_X1)                        0.08       0.25 r
  U58/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_75_/Q (DFFR_X1)       0.18       0.18 f
  U57/ZN (AOI22_X1)                        0.08       0.25 r
  U56/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_76_/Q (DFFR_X1)       0.18       0.18 f
  U55/ZN (AOI22_X1)                        0.08       0.25 r
  U54/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_77_/Q (DFFR_X1)       0.18       0.18 f
  U53/ZN (AOI22_X1)                        0.08       0.25 r
  U52/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_78_/Q (DFFR_X1)       0.18       0.18 f
  U51/ZN (AOI22_X1)                        0.08       0.25 r
  U50/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_79_/Q (DFFR_X1)       0.18       0.18 f
  U49/ZN (AOI22_X1)                        0.08       0.25 r
  U48/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_80_/Q (DFFR_X1)       0.18       0.18 f
  U45/ZN (AOI22_X1)                        0.08       0.25 r
  U44/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_81_/Q (DFFR_X1)       0.18       0.18 f
  U43/ZN (AOI22_X1)                        0.08       0.25 r
  U42/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_82_/Q (DFFR_X1)       0.18       0.18 f
  U41/ZN (AOI22_X1)                        0.08       0.25 r
  U40/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_83_/Q (DFFR_X1)       0.18       0.18 f
  U39/ZN (AOI22_X1)                        0.08       0.25 r
  U38/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_84_/Q (DFFR_X1)       0.18       0.18 f
  U37/ZN (AOI22_X1)                        0.08       0.25 r
  U36/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_85_/Q (DFFR_X1)       0.18       0.18 f
  U35/ZN (AOI22_X1)                        0.08       0.25 r
  U34/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_86_/Q (DFFR_X1)       0.18       0.18 f
  U33/ZN (AOI22_X1)                        0.08       0.25 r
  U32/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_87_/Q (DFFR_X1)       0.18       0.18 f
  U31/ZN (AOI22_X1)                        0.08       0.25 r
  U30/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_88_/Q (DFFR_X1)       0.18       0.18 f
  U29/ZN (AOI22_X1)                        0.08       0.25 r
  U28/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_89_/Q (DFFR_X1)       0.18       0.18 f
  U27/ZN (AOI22_X1)                        0.08       0.25 r
  U26/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_90_/Q (DFFR_X1)       0.18       0.18 f
  U23/ZN (AOI22_X1)                        0.08       0.25 r
  U22/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_91_/Q (DFFR_X1)       0.18       0.18 f
  U21/ZN (AOI22_X1)                        0.08       0.25 r
  U20/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_92_/Q (DFFR_X1)       0.18       0.18 f
  U19/ZN (AOI22_X1)                        0.08       0.25 r
  U18/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_93_/Q (DFFR_X1)       0.18       0.18 f
  U17/ZN (AOI22_X1)                        0.08       0.25 r
  U16/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_94_/Q (DFFR_X1)       0.18       0.18 f
  U15/ZN (AOI22_X1)                        0.08       0.25 r
  U14/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_95_/Q (DFFR_X1)       0.18       0.18 f
  U13/ZN (AOI22_X1)                        0.08       0.25 r
  U12/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_96_/Q (DFFR_X1)       0.18       0.18 f
  U11/ZN (AOI22_X1)                        0.08       0.25 r
  U10/ZN (INV_X1)                          0.03       0.28 f
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_97_/Q (DFFR_X1)       0.18       0.18 f
  U9/ZN (AOI22_X1)                         0.08       0.25 r
  U8/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_98_/Q (DFFR_X1)       0.18       0.18 f
  U7/ZN (AOI22_X1)                         0.08       0.25 r
  U6/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_99_/Q (DFFR_X1)       0.18       0.18 f
  U5/ZN (AOI22_X1)                         0.08       0.25 r
  U4/ZN (INV_X1)                           0.03       0.28 f
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_101_/Q (DFFR_X1)                     0.18       0.18 f
  U355/ZN (AOI22_X1)                                      0.08       0.25 r
  U354/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_103_/Q (DFFR_X1)                     0.18       0.18 f
  U351/ZN (AOI22_X1)                                      0.08       0.25 r
  U350/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_105_/Q (DFFR_X1)                     0.18       0.18 f
  U347/ZN (AOI22_X1)                                      0.08       0.25 r
  U346/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_107_/Q (DFFR_X1)                     0.18       0.18 f
  U343/ZN (AOI22_X1)                                      0.08       0.25 r
  U342/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_109_/Q (DFFR_X1)                     0.18       0.18 f
  U339/ZN (AOI22_X1)                                      0.08       0.25 r
  U338/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_120_/Q (DFFR_X1)                     0.18       0.18 f
  U313/ZN (AOI22_X1)                                      0.08       0.25 r
  U312/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_121_/Q (DFFR_X1)                     0.18       0.18 f
  U311/ZN (AOI22_X1)                                      0.08       0.25 r
  U310/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_122_/Q (DFFR_X1)                     0.18       0.18 f
  U309/ZN (AOI22_X1)                                      0.08       0.25 r
  U308/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_123_/Q (DFFR_X1)                     0.18       0.18 f
  U307/ZN (AOI22_X1)                                      0.08       0.25 r
  U306/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_124_/Q (DFFR_X1)                     0.18       0.18 f
  U305/ZN (AOI22_X1)                                      0.08       0.25 r
  U304/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_125_/Q (DFFR_X1)                     0.18       0.18 f
  U303/ZN (AOI22_X1)                                      0.08       0.25 r
  U302/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_126_/Q (DFFR_X1)                     0.18       0.18 f
  U301/ZN (AOI22_X1)                                      0.08       0.25 r
  U300/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_127_/Q (DFFR_X1)                     0.18       0.18 f
  U299/ZN (AOI22_X1)                                      0.08       0.25 r
  U298/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_128_/Q (DFFR_X1)                     0.18       0.18 f
  U297/ZN (AOI22_X1)                                      0.08       0.25 r
  U296/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_129_/Q (DFFR_X1)                     0.18       0.18 f
  U295/ZN (AOI22_X1)                                      0.08       0.25 r
  U294/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_130_/Q (DFFR_X1)                     0.18       0.18 f
  U291/ZN (AOI22_X1)                                      0.08       0.25 r
  U290/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_131_/Q (DFFR_X1)                     0.18       0.18 f
  U289/ZN (AOI22_X1)                                      0.08       0.25 r
  U288/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_132_/Q (DFFR_X1)                     0.18       0.18 f
  U287/ZN (AOI22_X1)                                      0.08       0.25 r
  U286/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_133_/Q (DFFR_X1)                     0.18       0.18 f
  U285/ZN (AOI22_X1)                                      0.08       0.25 r
  U284/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_134_/Q (DFFR_X1)                     0.18       0.18 f
  U283/ZN (AOI22_X1)                                      0.08       0.25 r
  U282/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_135_/Q (DFFR_X1)                     0.18       0.18 f
  U281/ZN (AOI22_X1)                                      0.08       0.25 r
  U280/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_136_/Q (DFFR_X1)                     0.18       0.18 f
  U279/ZN (AOI22_X1)                                      0.08       0.25 r
  U278/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_137_/Q (DFFR_X1)                     0.18       0.18 f
  U277/ZN (AOI22_X1)                                      0.08       0.25 r
  U276/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_138_/Q (DFFR_X1)                     0.18       0.18 f
  U275/ZN (AOI22_X1)                                      0.08       0.25 r
  U274/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_139_/Q (DFFR_X1)                     0.18       0.18 f
  U273/ZN (AOI22_X1)                                      0.08       0.25 r
  U272/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_140_/Q (DFFR_X1)                     0.18       0.18 f
  U269/ZN (AOI22_X1)                                      0.08       0.25 r
  U268/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_141_/Q (DFFR_X1)                     0.18       0.18 f
  U267/ZN (AOI22_X1)                                      0.08       0.25 r
  U266/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_142_/Q (DFFR_X1)                     0.18       0.18 f
  U265/ZN (AOI22_X1)                                      0.08       0.25 r
  U264/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_143_/Q (DFFR_X1)                     0.18       0.18 f
  U263/ZN (AOI22_X1)                                      0.08       0.25 r
  U262/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_144_/Q (DFFR_X1)                     0.18       0.18 f
  U261/ZN (AOI22_X1)                                      0.08       0.25 r
  U260/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_145_/Q (DFFR_X1)                     0.18       0.18 f
  U259/ZN (AOI22_X1)                                      0.08       0.25 r
  U258/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_146_/Q (DFFR_X1)                     0.18       0.18 f
  U257/ZN (AOI22_X1)                                      0.08       0.25 r
  U256/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_147_/Q (DFFR_X1)                     0.18       0.18 f
  U255/ZN (AOI22_X1)                                      0.08       0.25 r
  U254/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_148_/Q (DFFR_X1)                     0.18       0.18 f
  U253/ZN (AOI22_X1)                                      0.08       0.25 r
  U252/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_149_/Q (DFFR_X1)                     0.18       0.18 f
  U251/ZN (AOI22_X1)                                      0.08       0.25 r
  U250/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_150_/Q (DFFR_X1)                     0.18       0.18 f
  U247/ZN (AOI22_X1)                                      0.08       0.25 r
  U246/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_151_/Q (DFFR_X1)                     0.18       0.18 f
  U245/ZN (AOI22_X1)                                      0.08       0.25 r
  U244/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_152_/Q (DFFR_X1)                     0.18       0.18 f
  U243/ZN (AOI22_X1)                                      0.08       0.25 r
  U242/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_153_/Q (DFFR_X1)                     0.18       0.18 f
  U241/ZN (AOI22_X1)                                      0.08       0.25 r
  U240/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_154_/Q (DFFR_X1)                     0.18       0.18 f
  U239/ZN (AOI22_X1)                                      0.08       0.25 r
  U238/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_155_/Q (DFFR_X1)                     0.18       0.18 f
  U237/ZN (AOI22_X1)                                      0.08       0.25 r
  U236/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_156_/Q (DFFR_X1)                     0.18       0.18 f
  U235/ZN (AOI22_X1)                                      0.08       0.25 r
  U234/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_157_/Q (DFFR_X1)                     0.18       0.18 f
  U233/ZN (AOI22_X1)                                      0.08       0.25 r
  U232/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_158_/Q (DFFR_X1)                     0.18       0.18 f
  U231/ZN (AOI22_X1)                                      0.08       0.25 r
  U230/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_159_/Q (DFFR_X1)                     0.18       0.18 f
  U229/ZN (AOI22_X1)                                      0.08       0.25 r
  U228/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_160_/Q (DFFR_X1)                     0.18       0.18 f
  U225/ZN (AOI22_X1)                                      0.08       0.25 r
  U224/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_161_/Q (DFFR_X1)                     0.18       0.18 f
  U223/ZN (AOI22_X1)                                      0.08       0.25 r
  U222/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_162_/Q (DFFR_X1)                     0.18       0.18 f
  U221/ZN (AOI22_X1)                                      0.08       0.25 r
  U220/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_163_/Q (DFFR_X1)                     0.18       0.18 f
  U219/ZN (AOI22_X1)                                      0.08       0.25 r
  U218/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_164_/Q (DFFR_X1)                     0.18       0.18 f
  U217/ZN (AOI22_X1)                                      0.08       0.25 r
  U216/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_165_/Q (DFFR_X1)                     0.18       0.18 f
  U215/ZN (AOI22_X1)                                      0.08       0.25 r
  U214/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_166_/Q (DFFR_X1)                     0.18       0.18 f
  U213/ZN (AOI22_X1)                                      0.08       0.25 r
  U212/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_167_/Q (DFFR_X1)                     0.18       0.18 f
  U211/ZN (AOI22_X1)                                      0.08       0.25 r
  U210/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_168_/Q (DFFR_X1)                     0.18       0.18 f
  U209/ZN (AOI22_X1)                                      0.08       0.25 r
  U208/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_169_/Q (DFFR_X1)                     0.18       0.18 f
  U207/ZN (AOI22_X1)                                      0.08       0.25 r
  U206/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_170_/Q (DFFR_X1)                     0.18       0.18 f
  U203/ZN (AOI22_X1)                                      0.08       0.25 r
  U202/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_171_/Q (DFFR_X1)                     0.18       0.18 f
  U201/ZN (AOI22_X1)                                      0.08       0.25 r
  U200/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_172_/Q (DFFR_X1)                     0.18       0.18 f
  U199/ZN (AOI22_X1)                                      0.08       0.25 r
  U198/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_173_/Q (DFFR_X1)                     0.18       0.18 f
  U197/ZN (AOI22_X1)                                      0.08       0.25 r
  U196/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_174_/Q (DFFR_X1)                     0.18       0.18 f
  U195/ZN (AOI22_X1)                                      0.08       0.25 r
  U194/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_175_/Q (DFFR_X1)                     0.18       0.18 f
  U193/ZN (AOI22_X1)                                      0.08       0.25 r
  U192/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_176_/Q (DFFR_X1)                     0.18       0.18 f
  U191/ZN (AOI22_X1)                                      0.08       0.25 r
  U190/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_177_/Q (DFFR_X1)                     0.18       0.18 f
  U189/ZN (AOI22_X1)                                      0.08       0.25 r
  U188/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_178_/Q (DFFR_X1)                     0.18       0.18 f
  U187/ZN (AOI22_X1)                                      0.08       0.25 r
  U186/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_10_/Q (DFFR_X1)       0.18       0.18 f
  U337/ZN (AOI22_X1)                       0.08       0.25 r
  U336/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_11_/Q (DFFR_X1)       0.18       0.18 f
  U315/ZN (AOI22_X1)                       0.08       0.25 r
  U314/ZN (INV_X1)                         0.03       0.28 f
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: MEM_WB_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_100_/Q (DFFR_X1)                     0.18       0.18 f
  U357/ZN (AOI22_X1)                                      0.08       0.25 r
  U356/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_102_/Q (DFFR_X1)                     0.18       0.18 f
  U353/ZN (AOI22_X1)                                      0.08       0.25 r
  U352/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_104_/Q (DFFR_X1)                     0.18       0.18 f
  U349/ZN (AOI22_X1)                                      0.08       0.25 r
  U348/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_106_/Q (DFFR_X1)                     0.18       0.18 f
  U345/ZN (AOI22_X1)                                      0.08       0.25 r
  U344/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_108_/Q (DFFR_X1)                     0.18       0.18 f
  U341/ZN (AOI22_X1)                                      0.08       0.25 r
  U340/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_110_/Q (DFFR_X1)                     0.18       0.18 f
  U335/ZN (AOI22_X1)                                      0.08       0.25 r
  U334/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_111_/Q (DFFR_X1)                     0.18       0.18 f
  U333/ZN (AOI22_X1)                                      0.08       0.25 r
  U332/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_112_/Q (DFFR_X1)                     0.18       0.18 f
  U331/ZN (AOI22_X1)                                      0.08       0.25 r
  U330/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_113_/Q (DFFR_X1)                     0.18       0.18 f
  U329/ZN (AOI22_X1)                                      0.08       0.25 r
  U328/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_114_/Q (DFFR_X1)                     0.18       0.18 f
  U327/ZN (AOI22_X1)                                      0.08       0.25 r
  U326/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_115_/Q (DFFR_X1)                     0.18       0.18 f
  U325/ZN (AOI22_X1)                                      0.08       0.25 r
  U324/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_116_/Q (DFFR_X1)                     0.18       0.18 f
  U323/ZN (AOI22_X1)                                      0.08       0.25 r
  U322/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_117_/Q (DFFR_X1)                     0.18       0.18 f
  U321/ZN (AOI22_X1)                                      0.08       0.25 r
  U320/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_118_/Q (DFFR_X1)                     0.18       0.18 f
  U319/ZN (AOI22_X1)                                      0.08       0.25 r
  U318/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_119_/Q (DFFR_X1)                     0.18       0.18 f
  U317/ZN (AOI22_X1)                                      0.08       0.25 r
  U316/ZN (INV_X1)                                        0.03       0.28 f
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)                     0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: MEM_WB_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_9_/Q (DFFR_X1)        0.10       0.10 r
  U3/ZN (AOI22_X1)                         0.04       0.14 f
  U2/ZN (INV_X1)                           0.04       0.18 r
  MEM_WB_REG_out_reg_9_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_9_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: MEM_WB_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_0_/Q (DFFR_X1)        0.10       0.10 r
  U359/ZN (AOI22_X1)                       0.04       0.14 f
  U358/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_0_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_0_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_1_/Q (DFFR_X1)        0.10       0.10 r
  U179/ZN (AOI22_X1)                       0.04       0.14 f
  U178/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_1_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_1_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_2_/Q (DFFR_X1)        0.10       0.10 r
  U157/ZN (AOI22_X1)                       0.04       0.14 f
  U156/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_2_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_2_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_3_/Q (DFFR_X1)        0.10       0.10 r
  U135/ZN (AOI22_X1)                       0.04       0.14 f
  U134/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_3_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_3_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_4_/Q (DFFR_X1)        0.10       0.10 r
  U113/ZN (AOI22_X1)                       0.04       0.14 f
  U112/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_4_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_4_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_5_/Q (DFFR_X1)        0.10       0.10 r
  U91/ZN (AOI22_X1)                        0.04       0.14 f
  U90/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_5_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_5_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_6_/Q (DFFR_X1)        0.10       0.10 r
  U69/ZN (AOI22_X1)                        0.04       0.14 f
  U68/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_6_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_6_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_7_/Q (DFFR_X1)        0.10       0.10 r
  U47/ZN (AOI22_X1)                        0.04       0.14 f
  U46/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_7_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_7_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_10_/Q (DFFR_X1)       0.10       0.10 r
  U337/ZN (AOI22_X1)                       0.04       0.14 f
  U336/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_10_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_10_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_11_/Q (DFFR_X1)       0.10       0.10 r
  U315/ZN (AOI22_X1)                       0.04       0.14 f
  U314/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_11_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_11_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_12_/Q (DFFR_X1)       0.10       0.10 r
  U293/ZN (AOI22_X1)                       0.04       0.14 f
  U292/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_12_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_12_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_13_/Q (DFFR_X1)       0.10       0.10 r
  U271/ZN (AOI22_X1)                       0.04       0.14 f
  U270/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_13_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_13_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_14_/Q (DFFR_X1)       0.10       0.10 r
  U249/ZN (AOI22_X1)                       0.04       0.14 f
  U248/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_14_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_14_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_15_/Q (DFFR_X1)       0.10       0.10 r
  U227/ZN (AOI22_X1)                       0.04       0.14 f
  U226/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_15_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_15_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_16_/Q (DFFR_X1)       0.10       0.10 r
  U205/ZN (AOI22_X1)                       0.04       0.14 f
  U204/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_16_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_16_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_17_/Q (DFFR_X1)       0.10       0.10 r
  U185/ZN (AOI22_X1)                       0.04       0.14 f
  U184/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_17_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_17_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_18_/Q (DFFR_X1)       0.10       0.10 r
  U183/ZN (AOI22_X1)                       0.04       0.14 f
  U182/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_18_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_18_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_19_/Q (DFFR_X1)       0.10       0.10 r
  U181/ZN (AOI22_X1)                       0.04       0.14 f
  U180/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_19_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_19_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_20_/Q (DFFR_X1)       0.10       0.10 r
  U177/ZN (AOI22_X1)                       0.04       0.14 f
  U176/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_20_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_20_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_21_/Q (DFFR_X1)       0.10       0.10 r
  U175/ZN (AOI22_X1)                       0.04       0.14 f
  U174/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_21_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_21_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_22_/Q (DFFR_X1)       0.10       0.10 r
  U173/ZN (AOI22_X1)                       0.04       0.14 f
  U172/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_22_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_22_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_23_/Q (DFFR_X1)       0.10       0.10 r
  U171/ZN (AOI22_X1)                       0.04       0.14 f
  U170/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_23_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_23_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_24_/Q (DFFR_X1)       0.10       0.10 r
  U169/ZN (AOI22_X1)                       0.04       0.14 f
  U168/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_24_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_24_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_25_/Q (DFFR_X1)       0.10       0.10 r
  U167/ZN (AOI22_X1)                       0.04       0.14 f
  U166/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_25_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_25_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_26_/Q (DFFR_X1)       0.10       0.10 r
  U165/ZN (AOI22_X1)                       0.04       0.14 f
  U164/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_26_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_26_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_27_/Q (DFFR_X1)       0.10       0.10 r
  U163/ZN (AOI22_X1)                       0.04       0.14 f
  U162/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_27_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_27_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_28_/Q (DFFR_X1)       0.10       0.10 r
  U161/ZN (AOI22_X1)                       0.04       0.14 f
  U160/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_28_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_28_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_29_/Q (DFFR_X1)       0.10       0.10 r
  U159/ZN (AOI22_X1)                       0.04       0.14 f
  U158/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_29_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_29_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_30_/Q (DFFR_X1)       0.10       0.10 r
  U155/ZN (AOI22_X1)                       0.04       0.14 f
  U154/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_30_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_30_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_31_/Q (DFFR_X1)       0.10       0.10 r
  U153/ZN (AOI22_X1)                       0.04       0.14 f
  U152/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_31_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_31_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_32_/Q (DFFR_X1)       0.10       0.10 r
  U151/ZN (AOI22_X1)                       0.04       0.14 f
  U150/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_32_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_32_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_33_/Q (DFFR_X1)       0.10       0.10 r
  U149/ZN (AOI22_X1)                       0.04       0.14 f
  U148/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_33_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_33_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_34_/Q (DFFR_X1)       0.10       0.10 r
  U147/ZN (AOI22_X1)                       0.04       0.14 f
  U146/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_34_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_34_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_35_/Q (DFFR_X1)       0.10       0.10 r
  U145/ZN (AOI22_X1)                       0.04       0.14 f
  U144/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_35_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_35_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_36_/Q (DFFR_X1)       0.10       0.10 r
  U143/ZN (AOI22_X1)                       0.04       0.14 f
  U142/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_36_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_36_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_37_/Q (DFFR_X1)       0.10       0.10 r
  U141/ZN (AOI22_X1)                       0.04       0.14 f
  U140/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_37_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_37_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_38_/Q (DFFR_X1)       0.10       0.10 r
  U139/ZN (AOI22_X1)                       0.04       0.14 f
  U138/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_38_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_38_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_39_/Q (DFFR_X1)       0.10       0.10 r
  U137/ZN (AOI22_X1)                       0.04       0.14 f
  U136/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_39_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_39_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_40_/Q (DFFR_X1)       0.10       0.10 r
  U133/ZN (AOI22_X1)                       0.04       0.14 f
  U132/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_40_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_40_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_41_/Q (DFFR_X1)       0.10       0.10 r
  U131/ZN (AOI22_X1)                       0.04       0.14 f
  U130/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_41_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_41_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_42_/Q (DFFR_X1)       0.10       0.10 r
  U129/ZN (AOI22_X1)                       0.04       0.14 f
  U128/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_42_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_42_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_43_/Q (DFFR_X1)       0.10       0.10 r
  U127/ZN (AOI22_X1)                       0.04       0.14 f
  U126/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_43_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_43_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_44_/Q (DFFR_X1)       0.10       0.10 r
  U125/ZN (AOI22_X1)                       0.04       0.14 f
  U124/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_44_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_44_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_45_/Q (DFFR_X1)       0.10       0.10 r
  U123/ZN (AOI22_X1)                       0.04       0.14 f
  U122/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_45_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_45_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_46_/Q (DFFR_X1)       0.10       0.10 r
  U121/ZN (AOI22_X1)                       0.04       0.14 f
  U120/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_46_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_46_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_47_/Q (DFFR_X1)       0.10       0.10 r
  U119/ZN (AOI22_X1)                       0.04       0.14 f
  U118/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_47_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_47_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_48_/Q (DFFR_X1)       0.10       0.10 r
  U117/ZN (AOI22_X1)                       0.04       0.14 f
  U116/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_48_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_48_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_49_/Q (DFFR_X1)       0.10       0.10 r
  U115/ZN (AOI22_X1)                       0.04       0.14 f
  U114/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_49_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_49_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_50_/Q (DFFR_X1)       0.10       0.10 r
  U111/ZN (AOI22_X1)                       0.04       0.14 f
  U110/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_50_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_50_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_51_/Q (DFFR_X1)       0.10       0.10 r
  U109/ZN (AOI22_X1)                       0.04       0.14 f
  U108/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_51_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_51_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_52_/Q (DFFR_X1)       0.10       0.10 r
  U107/ZN (AOI22_X1)                       0.04       0.14 f
  U106/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_52_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_52_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_53_/Q (DFFR_X1)       0.10       0.10 r
  U105/ZN (AOI22_X1)                       0.04       0.14 f
  U104/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_53_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_53_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_54_/Q (DFFR_X1)       0.10       0.10 r
  U103/ZN (AOI22_X1)                       0.04       0.14 f
  U102/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_54_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_54_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_55_/Q (DFFR_X1)       0.10       0.10 r
  U101/ZN (AOI22_X1)                       0.04       0.14 f
  U100/ZN (INV_X1)                         0.04       0.18 r
  MEM_WB_REG_out_reg_55_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_55_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_56_/Q (DFFR_X1)       0.10       0.10 r
  U99/ZN (AOI22_X1)                        0.04       0.14 f
  U98/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_56_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_56_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_57_/Q (DFFR_X1)       0.10       0.10 r
  U97/ZN (AOI22_X1)                        0.04       0.14 f
  U96/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_57_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_57_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_58_/Q (DFFR_X1)       0.10       0.10 r
  U95/ZN (AOI22_X1)                        0.04       0.14 f
  U94/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_58_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_58_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_59_/Q (DFFR_X1)       0.10       0.10 r
  U93/ZN (AOI22_X1)                        0.04       0.14 f
  U92/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_59_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_59_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_60_/Q (DFFR_X1)       0.10       0.10 r
  U89/ZN (AOI22_X1)                        0.04       0.14 f
  U88/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_60_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_60_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_61_/Q (DFFR_X1)       0.10       0.10 r
  U87/ZN (AOI22_X1)                        0.04       0.14 f
  U86/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_61_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_61_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_62_/Q (DFFR_X1)       0.10       0.10 r
  U85/ZN (AOI22_X1)                        0.04       0.14 f
  U84/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_62_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_62_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_63_/Q (DFFR_X1)       0.10       0.10 r
  U83/ZN (AOI22_X1)                        0.04       0.14 f
  U82/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_63_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_63_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_64_/Q (DFFR_X1)       0.10       0.10 r
  U81/ZN (AOI22_X1)                        0.04       0.14 f
  U80/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_64_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_64_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_65_/Q (DFFR_X1)       0.10       0.10 r
  U79/ZN (AOI22_X1)                        0.04       0.14 f
  U78/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_65_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_65_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_66_/Q (DFFR_X1)       0.10       0.10 r
  U77/ZN (AOI22_X1)                        0.04       0.14 f
  U76/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_66_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_66_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_67_/Q (DFFR_X1)       0.10       0.10 r
  U75/ZN (AOI22_X1)                        0.04       0.14 f
  U74/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_67_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_67_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_68_/Q (DFFR_X1)       0.10       0.10 r
  U73/ZN (AOI22_X1)                        0.04       0.14 f
  U72/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_68_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_68_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_69_/Q (DFFR_X1)       0.10       0.10 r
  U71/ZN (AOI22_X1)                        0.04       0.14 f
  U70/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_69_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_69_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_70_/Q (DFFR_X1)       0.10       0.10 r
  U67/ZN (AOI22_X1)                        0.04       0.14 f
  U66/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_70_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_70_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_71_/Q (DFFR_X1)       0.10       0.10 r
  U65/ZN (AOI22_X1)                        0.04       0.14 f
  U64/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_71_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_71_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_72_/Q (DFFR_X1)       0.10       0.10 r
  U63/ZN (AOI22_X1)                        0.04       0.14 f
  U62/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_72_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_72_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_73_/Q (DFFR_X1)       0.10       0.10 r
  U61/ZN (AOI22_X1)                        0.04       0.14 f
  U60/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_73_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_73_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_74_/Q (DFFR_X1)       0.10       0.10 r
  U59/ZN (AOI22_X1)                        0.04       0.14 f
  U58/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_74_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_74_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_75_/Q (DFFR_X1)       0.10       0.10 r
  U57/ZN (AOI22_X1)                        0.04       0.14 f
  U56/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_75_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_75_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_76_/Q (DFFR_X1)       0.10       0.10 r
  U55/ZN (AOI22_X1)                        0.04       0.14 f
  U54/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_76_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_76_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_77_/Q (DFFR_X1)       0.10       0.10 r
  U53/ZN (AOI22_X1)                        0.04       0.14 f
  U52/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_77_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_77_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_78_/Q (DFFR_X1)       0.10       0.10 r
  U51/ZN (AOI22_X1)                        0.04       0.14 f
  U50/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_78_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_78_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_79_/Q (DFFR_X1)       0.10       0.10 r
  U49/ZN (AOI22_X1)                        0.04       0.14 f
  U48/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_79_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_79_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_80_/Q (DFFR_X1)       0.10       0.10 r
  U45/ZN (AOI22_X1)                        0.04       0.14 f
  U44/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_80_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_80_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_81_/Q (DFFR_X1)       0.10       0.10 r
  U43/ZN (AOI22_X1)                        0.04       0.14 f
  U42/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_81_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_81_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_82_/Q (DFFR_X1)       0.10       0.10 r
  U41/ZN (AOI22_X1)                        0.04       0.14 f
  U40/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_82_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_82_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_83_/Q (DFFR_X1)       0.10       0.10 r
  U39/ZN (AOI22_X1)                        0.04       0.14 f
  U38/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_83_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_83_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_84_/Q (DFFR_X1)       0.10       0.10 r
  U37/ZN (AOI22_X1)                        0.04       0.14 f
  U36/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_84_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_84_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_100_/Q (DFFR_X1)                     0.10       0.10 r
  U357/ZN (AOI22_X1)                                      0.04       0.14 f
  U356/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_100_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_100_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_101_/Q (DFFR_X1)                     0.10       0.10 r
  U355/ZN (AOI22_X1)                                      0.04       0.14 f
  U354/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_101_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_101_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_102_/Q (DFFR_X1)                     0.10       0.10 r
  U353/ZN (AOI22_X1)                                      0.04       0.14 f
  U352/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_102_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_102_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_103_/Q (DFFR_X1)                     0.10       0.10 r
  U351/ZN (AOI22_X1)                                      0.04       0.14 f
  U350/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_103_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_103_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_104_/Q (DFFR_X1)                     0.10       0.10 r
  U349/ZN (AOI22_X1)                                      0.04       0.14 f
  U348/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_104_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_104_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_105_/Q (DFFR_X1)                     0.10       0.10 r
  U347/ZN (AOI22_X1)                                      0.04       0.14 f
  U346/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_105_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_105_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_106_/Q (DFFR_X1)                     0.10       0.10 r
  U345/ZN (AOI22_X1)                                      0.04       0.14 f
  U344/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_106_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_106_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_107_/Q (DFFR_X1)                     0.10       0.10 r
  U343/ZN (AOI22_X1)                                      0.04       0.14 f
  U342/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_107_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_107_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_108_/Q (DFFR_X1)                     0.10       0.10 r
  U341/ZN (AOI22_X1)                                      0.04       0.14 f
  U340/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_108_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_108_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_109_/Q (DFFR_X1)                     0.10       0.10 r
  U339/ZN (AOI22_X1)                                      0.04       0.14 f
  U338/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_109_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_109_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_110_/Q (DFFR_X1)                     0.10       0.10 r
  U335/ZN (AOI22_X1)                                      0.04       0.14 f
  U334/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_110_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_110_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_111_/Q (DFFR_X1)                     0.10       0.10 r
  U333/ZN (AOI22_X1)                                      0.04       0.14 f
  U332/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_111_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_111_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_112_/Q (DFFR_X1)                     0.10       0.10 r
  U331/ZN (AOI22_X1)                                      0.04       0.14 f
  U330/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_112_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_112_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_113_/Q (DFFR_X1)                     0.10       0.10 r
  U329/ZN (AOI22_X1)                                      0.04       0.14 f
  U328/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_113_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_113_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_114_/Q (DFFR_X1)                     0.10       0.10 r
  U327/ZN (AOI22_X1)                                      0.04       0.14 f
  U326/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_114_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_114_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_115_/Q (DFFR_X1)                     0.10       0.10 r
  U325/ZN (AOI22_X1)                                      0.04       0.14 f
  U324/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_115_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_115_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_116_/Q (DFFR_X1)                     0.10       0.10 r
  U323/ZN (AOI22_X1)                                      0.04       0.14 f
  U322/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_116_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_116_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_117_/Q (DFFR_X1)                     0.10       0.10 r
  U321/ZN (AOI22_X1)                                      0.04       0.14 f
  U320/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_117_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_117_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_118_/Q (DFFR_X1)                     0.10       0.10 r
  U319/ZN (AOI22_X1)                                      0.04       0.14 f
  U318/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_118_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_118_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_119_/Q (DFFR_X1)                     0.10       0.10 r
  U317/ZN (AOI22_X1)                                      0.04       0.14 f
  U316/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_119_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_119_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_120_/Q (DFFR_X1)                     0.10       0.10 r
  U313/ZN (AOI22_X1)                                      0.04       0.14 f
  U312/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_120_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_120_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_121_/Q (DFFR_X1)                     0.10       0.10 r
  U311/ZN (AOI22_X1)                                      0.04       0.14 f
  U310/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_121_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_121_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_122_/Q (DFFR_X1)                     0.10       0.10 r
  U309/ZN (AOI22_X1)                                      0.04       0.14 f
  U308/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_122_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_122_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_123_/Q (DFFR_X1)                     0.10       0.10 r
  U307/ZN (AOI22_X1)                                      0.04       0.14 f
  U306/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_123_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_123_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_124_/Q (DFFR_X1)                     0.10       0.10 r
  U305/ZN (AOI22_X1)                                      0.04       0.14 f
  U304/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_124_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_124_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_125_/Q (DFFR_X1)                     0.10       0.10 r
  U303/ZN (AOI22_X1)                                      0.04       0.14 f
  U302/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_125_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_125_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_126_/Q (DFFR_X1)                     0.10       0.10 r
  U301/ZN (AOI22_X1)                                      0.04       0.14 f
  U300/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_126_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_126_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_127_/Q (DFFR_X1)                     0.10       0.10 r
  U299/ZN (AOI22_X1)                                      0.04       0.14 f
  U298/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_127_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_127_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_128_/Q (DFFR_X1)                     0.10       0.10 r
  U297/ZN (AOI22_X1)                                      0.04       0.14 f
  U296/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_128_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_128_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_129_/Q (DFFR_X1)                     0.10       0.10 r
  U295/ZN (AOI22_X1)                                      0.04       0.14 f
  U294/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_129_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_129_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_130_/Q (DFFR_X1)                     0.10       0.10 r
  U291/ZN (AOI22_X1)                                      0.04       0.14 f
  U290/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_130_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_130_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_131_/Q (DFFR_X1)                     0.10       0.10 r
  U289/ZN (AOI22_X1)                                      0.04       0.14 f
  U288/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_131_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_131_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_132_/Q (DFFR_X1)                     0.10       0.10 r
  U287/ZN (AOI22_X1)                                      0.04       0.14 f
  U286/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_132_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_132_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_133_/Q (DFFR_X1)                     0.10       0.10 r
  U285/ZN (AOI22_X1)                                      0.04       0.14 f
  U284/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_133_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_133_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_134_/Q (DFFR_X1)                     0.10       0.10 r
  U283/ZN (AOI22_X1)                                      0.04       0.14 f
  U282/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_134_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_134_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_135_/Q (DFFR_X1)                     0.10       0.10 r
  U281/ZN (AOI22_X1)                                      0.04       0.14 f
  U280/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_135_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_135_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_136_/Q (DFFR_X1)                     0.10       0.10 r
  U279/ZN (AOI22_X1)                                      0.04       0.14 f
  U278/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_136_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_136_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_137_/Q (DFFR_X1)                     0.10       0.10 r
  U277/ZN (AOI22_X1)                                      0.04       0.14 f
  U276/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_137_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_137_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_138_/Q (DFFR_X1)                     0.10       0.10 r
  U275/ZN (AOI22_X1)                                      0.04       0.14 f
  U274/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_138_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_138_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_139_/Q (DFFR_X1)                     0.10       0.10 r
  U273/ZN (AOI22_X1)                                      0.04       0.14 f
  U272/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_139_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_139_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_140_/Q (DFFR_X1)                     0.10       0.10 r
  U269/ZN (AOI22_X1)                                      0.04       0.14 f
  U268/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_140_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_140_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_141_/Q (DFFR_X1)                     0.10       0.10 r
  U267/ZN (AOI22_X1)                                      0.04       0.14 f
  U266/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_141_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_141_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_142_/Q (DFFR_X1)                     0.10       0.10 r
  U265/ZN (AOI22_X1)                                      0.04       0.14 f
  U264/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_142_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_142_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_143_/Q (DFFR_X1)                     0.10       0.10 r
  U263/ZN (AOI22_X1)                                      0.04       0.14 f
  U262/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_143_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_143_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_144_/Q (DFFR_X1)                     0.10       0.10 r
  U261/ZN (AOI22_X1)                                      0.04       0.14 f
  U260/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_144_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_144_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_145_/Q (DFFR_X1)                     0.10       0.10 r
  U259/ZN (AOI22_X1)                                      0.04       0.14 f
  U258/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_145_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_145_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_146_/Q (DFFR_X1)                     0.10       0.10 r
  U257/ZN (AOI22_X1)                                      0.04       0.14 f
  U256/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_146_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_146_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_147_/Q (DFFR_X1)                     0.10       0.10 r
  U255/ZN (AOI22_X1)                                      0.04       0.14 f
  U254/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_147_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_147_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_148_/Q (DFFR_X1)                     0.10       0.10 r
  U253/ZN (AOI22_X1)                                      0.04       0.14 f
  U252/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_148_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_148_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_149_/Q (DFFR_X1)                     0.10       0.10 r
  U251/ZN (AOI22_X1)                                      0.04       0.14 f
  U250/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_149_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_149_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_150_/Q (DFFR_X1)                     0.10       0.10 r
  U247/ZN (AOI22_X1)                                      0.04       0.14 f
  U246/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_150_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_150_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_151_/Q (DFFR_X1)                     0.10       0.10 r
  U245/ZN (AOI22_X1)                                      0.04       0.14 f
  U244/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_151_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_151_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_152_/Q (DFFR_X1)                     0.10       0.10 r
  U243/ZN (AOI22_X1)                                      0.04       0.14 f
  U242/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_152_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_152_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_153_/Q (DFFR_X1)                     0.10       0.10 r
  U241/ZN (AOI22_X1)                                      0.04       0.14 f
  U240/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_153_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_153_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_154_/Q (DFFR_X1)                     0.10       0.10 r
  U239/ZN (AOI22_X1)                                      0.04       0.14 f
  U238/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_154_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_154_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_155_/Q (DFFR_X1)                     0.10       0.10 r
  U237/ZN (AOI22_X1)                                      0.04       0.14 f
  U236/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_155_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_155_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_156_/Q (DFFR_X1)                     0.10       0.10 r
  U235/ZN (AOI22_X1)                                      0.04       0.14 f
  U234/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_156_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_156_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_157_/Q (DFFR_X1)                     0.10       0.10 r
  U233/ZN (AOI22_X1)                                      0.04       0.14 f
  U232/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_157_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_157_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_158_/Q (DFFR_X1)                     0.10       0.10 r
  U231/ZN (AOI22_X1)                                      0.04       0.14 f
  U230/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_158_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_158_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_159_/Q (DFFR_X1)                     0.10       0.10 r
  U229/ZN (AOI22_X1)                                      0.04       0.14 f
  U228/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_159_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_159_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_160_/Q (DFFR_X1)                     0.10       0.10 r
  U225/ZN (AOI22_X1)                                      0.04       0.14 f
  U224/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_160_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_160_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_161_/Q (DFFR_X1)                     0.10       0.10 r
  U223/ZN (AOI22_X1)                                      0.04       0.14 f
  U222/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_161_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_161_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_162_/Q (DFFR_X1)                     0.10       0.10 r
  U221/ZN (AOI22_X1)                                      0.04       0.14 f
  U220/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_162_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_162_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_163_/Q (DFFR_X1)                     0.10       0.10 r
  U219/ZN (AOI22_X1)                                      0.04       0.14 f
  U218/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_163_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_163_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_164_/Q (DFFR_X1)                     0.10       0.10 r
  U217/ZN (AOI22_X1)                                      0.04       0.14 f
  U216/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_164_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_164_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_165_/Q (DFFR_X1)                     0.10       0.10 r
  U215/ZN (AOI22_X1)                                      0.04       0.14 f
  U214/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_165_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_165_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_166_/Q (DFFR_X1)                     0.10       0.10 r
  U213/ZN (AOI22_X1)                                      0.04       0.14 f
  U212/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_166_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_166_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_167_/Q (DFFR_X1)                     0.10       0.10 r
  U211/ZN (AOI22_X1)                                      0.04       0.14 f
  U210/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_167_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_167_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_168_/Q (DFFR_X1)                     0.10       0.10 r
  U209/ZN (AOI22_X1)                                      0.04       0.14 f
  U208/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_168_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_168_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_169_/Q (DFFR_X1)                     0.10       0.10 r
  U207/ZN (AOI22_X1)                                      0.04       0.14 f
  U206/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_169_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_169_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_170_/Q (DFFR_X1)                     0.10       0.10 r
  U203/ZN (AOI22_X1)                                      0.04       0.14 f
  U202/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_170_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_170_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_171_/Q (DFFR_X1)                     0.10       0.10 r
  U201/ZN (AOI22_X1)                                      0.04       0.14 f
  U200/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_171_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_171_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_172_/Q (DFFR_X1)                     0.10       0.10 r
  U199/ZN (AOI22_X1)                                      0.04       0.14 f
  U198/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_172_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_172_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_173_/Q (DFFR_X1)                     0.10       0.10 r
  U197/ZN (AOI22_X1)                                      0.04       0.14 f
  U196/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_173_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_173_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_174_/Q (DFFR_X1)                     0.10       0.10 r
  U195/ZN (AOI22_X1)                                      0.04       0.14 f
  U194/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_174_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_174_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_175_/Q (DFFR_X1)                     0.10       0.10 r
  U193/ZN (AOI22_X1)                                      0.04       0.14 f
  U192/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_175_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_175_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_176_/Q (DFFR_X1)                     0.10       0.10 r
  U191/ZN (AOI22_X1)                                      0.04       0.14 f
  U190/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_176_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_176_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_177_/Q (DFFR_X1)                     0.10       0.10 r
  U189/ZN (AOI22_X1)                                      0.04       0.14 f
  U188/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_177_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_177_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       0.00 r
  MEM_WB_REG_out_reg_178_/Q (DFFR_X1)                     0.10       0.10 r
  U187/ZN (AOI22_X1)                                      0.04       0.14 f
  U186/ZN (INV_X1)                                        0.04       0.18 r
  MEM_WB_REG_out_reg_178_/D (DFFR_X1)                     0.00       0.18 r
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  MEM_WB_REG_out_reg_178_/CK (DFFR_X1)                    0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: MEM_WB_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       0.00 r
  MEM_WB_REG_out_reg_8_/Q (DFFR_X1)        0.10       0.10 r
  U25/ZN (AOI22_X1)                        0.04       0.14 f
  U24/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_8_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_8_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_86_/Q (DFFR_X1)       0.10       0.10 r
  U33/ZN (AOI22_X1)                        0.04       0.14 f
  U32/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_86_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_86_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_88_/Q (DFFR_X1)       0.10       0.10 r
  U29/ZN (AOI22_X1)                        0.04       0.14 f
  U28/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_88_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_88_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_90_/Q (DFFR_X1)       0.10       0.10 r
  U23/ZN (AOI22_X1)                        0.04       0.14 f
  U22/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_90_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_90_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_91_/Q (DFFR_X1)       0.10       0.10 r
  U21/ZN (AOI22_X1)                        0.04       0.14 f
  U20/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_91_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_91_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_92_/Q (DFFR_X1)       0.10       0.10 r
  U19/ZN (AOI22_X1)                        0.04       0.14 f
  U18/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_92_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_92_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_93_/Q (DFFR_X1)       0.10       0.10 r
  U17/ZN (AOI22_X1)                        0.04       0.14 f
  U16/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_93_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_93_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_94_/Q (DFFR_X1)       0.10       0.10 r
  U15/ZN (AOI22_X1)                        0.04       0.14 f
  U14/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_94_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_94_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_95_/Q (DFFR_X1)       0.10       0.10 r
  U13/ZN (AOI22_X1)                        0.04       0.14 f
  U12/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_95_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_95_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_96_/Q (DFFR_X1)       0.10       0.10 r
  U11/ZN (AOI22_X1)                        0.04       0.14 f
  U10/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_96_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_96_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_97_/Q (DFFR_X1)       0.10       0.10 r
  U9/ZN (AOI22_X1)                         0.04       0.14 f
  U8/ZN (INV_X1)                           0.04       0.18 r
  MEM_WB_REG_out_reg_97_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_97_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_98_/Q (DFFR_X1)       0.10       0.10 r
  U7/ZN (AOI22_X1)                         0.04       0.14 f
  U6/ZN (INV_X1)                           0.04       0.18 r
  MEM_WB_REG_out_reg_98_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_98_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_99_/Q (DFFR_X1)       0.10       0.10 r
  U5/ZN (AOI22_X1)                         0.04       0.14 f
  U4/ZN (INV_X1)                           0.04       0.18 r
  MEM_WB_REG_out_reg_99_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_99_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_85_/Q (DFFR_X1)       0.10       0.10 r
  U35/ZN (AOI22_X1)                        0.04       0.14 f
  U34/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_85_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_85_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_87_/Q (DFFR_X1)       0.10       0.10 r
  U31/ZN (AOI22_X1)                        0.04       0.14 f
  U30/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_87_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_87_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: MEM_WB_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MEM_WB_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb_reg         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       0.00 r
  MEM_WB_REG_out_reg_89_/Q (DFFR_X1)       0.10       0.10 r
  U27/ZN (AOI22_X1)                        0.04       0.14 f
  U26/ZN (INV_X1)                          0.04       0.18 r
  MEM_WB_REG_out_reg_89_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  MEM_WB_REG_out_reg_89_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


1
