{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 14:19:48 2014 " "Info: Processing started: Thu Nov 20 14:19:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CEG_Lab4 -c CEG_Lab4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CEG_Lab4 -c CEG_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0 register counter8bits:59\|counter1bit:50\|1 16.39 MHz 61.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 16.39 MHz between source memory \"ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0\" and destination register \"counter8bits:59\|counter1bit:50\|1\" (period= 61.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.300 ns + Longest memory register " "Info: + Longest memory to register delay is 27.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0 1 MEM EC3_B 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~mem_cell_ra0 2 MEM EC3_B 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~mem_cell_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\] 3 MEM EC3_B 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 18.700 ns busmultiplexer:67\|Y\[4\]~74 4 COMB LC6_B23 1 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 18.700 ns; Loc. = LC6_B23; Fanout = 1; COMB Node = 'busmultiplexer:67\|Y\[4\]~74'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] busmultiplexer:67|Y[4]~74 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.900 ns busmultiplexer:67\|Y\[4\]~75 5 COMB LC7_B23 4 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 21.900 ns; Loc. = LC7_B23; Fanout = 4; COMB Node = 'busmultiplexer:67\|Y\[4\]~75'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { busmultiplexer:67|Y[4]~74 busmultiplexer:67|Y[4]~75 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.100 ns busmultiplexer:67\|Y\[4\]~92 6 COMB LC1_B23 3 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 25.100 ns; Loc. = LC1_B23; Fanout = 3; COMB Node = 'busmultiplexer:67\|Y\[4\]~92'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { busmultiplexer:67|Y[4]~75 busmultiplexer:67|Y[4]~92 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 27.300 ns counter8bits:59\|counter1bit:50\|1 7 REG LC8_B23 7 " "Info: 7: + IC(0.500 ns) + CELL(1.700 ns) = 27.300 ns; Loc. = LC8_B23; Fanout = 7; REG Node = 'counter8bits:59\|counter1bit:50\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { busmultiplexer:67|Y[4]~92 counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 84.25 % ) " "Info: Total cell delay = 23.000 ns ( 84.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 15.75 % ) " "Info: Total interconnect delay = 4.300 ns ( 15.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] busmultiplexer:67|Y[4]~74 busmultiplexer:67|Y[4]~75 busmultiplexer:67|Y[4]~92 counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] {} busmultiplexer:67|Y[4]~74 {} busmultiplexer:67|Y[4]~75 {} busmultiplexer:67|Y[4]~92 {} counter8bits:59|counter1bit:50|1 {} } { 0.000ns 0.000ns 0.000ns 2.800ns 0.500ns 0.500ns 0.500ns } { 0.000ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns counter8bits:59\|counter1bit:50\|1 2 REG LC8_B23 7 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_B23; Fanout = 7; REG Node = 'counter8bits:59\|counter1bit:50\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter8bits:59|counter1bit:50|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0 2 MEM EC3_B 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter8bits:59|counter1bit:50|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] busmultiplexer:67|Y[4]~74 busmultiplexer:67|Y[4]~75 busmultiplexer:67|Y[4]~92 counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~mem_cell_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4] {} busmultiplexer:67|Y[4]~74 {} busmultiplexer:67|Y[4]~75 {} busmultiplexer:67|Y[4]~92 {} counter8bits:59|counter1bit:50|1 {} } { 0.000ns 0.000ns 0.000ns 2.800ns 0.500ns 0.500ns 0.500ns } { 0.000ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 1.700ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk counter8bits:59|counter1bit:50|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} counter8bits:59|counter1bit:50|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register8bits:63\|register1bit:23\|1 DIP0 clk 18.700 ns register " "Info: tsu for register \"register8bits:63\|register1bit:23\|1\" (data pin = \"DIP0\", clock pin = \"clk\") is 18.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.100 ns + Longest pin register " "Info: + Longest pin to register delay is 23.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns DIP0 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'DIP0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP0 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 256 120 288 272 "DIP0" "" } { 1064 536 600 1080 "DIP\[7..0\]" "" } { 248 288 376 264 "DIP0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.100 ns) + CELL(1.700 ns) 23.100 ns register8bits:63\|register1bit:23\|1 2 REG LC4_B32 1 " "Info: 2: + IC(11.100 ns) + CELL(1.700 ns) = 23.100 ns; Loc. = LC4_B32; Fanout = 1; REG Node = 'register8bits:63\|register1bit:23\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { DIP0 register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 51.95 % ) " "Info: Total cell delay = 12.000 ns ( 51.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 48.05 % ) " "Info: Total interconnect delay = 11.100 ns ( 48.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { DIP0 register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { DIP0 {} DIP0~out {} register8bits:63|register1bit:23|1 {} } { 0.000ns 0.000ns 11.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns register8bits:63\|register1bit:23\|1 2 REG LC4_B32 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_B32; Fanout = 1; REG Node = 'register8bits:63\|register1bit:23\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:63|register1bit:23|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { DIP0 register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { DIP0 {} DIP0~out {} register8bits:63|register1bit:23|1 {} } { 0.000ns 0.000ns 11.100ns } { 0.000ns 10.300ns 1.700ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:63|register1bit:23|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:63|register1bit:23|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk f1 register8bits:66\|register1bit:28\|1 25.400 ns register " "Info: tco from clock \"clk\" to destination pin \"f1\" through register \"register8bits:66\|register1bit:28\|1\" is 25.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns register8bits:66\|register1bit:28\|1 2 REG LC8_B24 8 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_B24; Fanout = 8; REG Node = 'register8bits:66\|register1bit:28\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk register8bits:66|register1bit:28|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:66|register1bit:28|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:66|register1bit:28|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns + Longest register pin " "Info: + Longest register to pin delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8bits:66\|register1bit:28\|1 1 REG LC8_B24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_B24; Fanout = 8; REG Node = 'register8bits:66\|register1bit:28\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8bits:66|register1bit:28|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 8.200 ns sevensegcontroller:12\|seg7:1\|S\[5\]~88 2 COMB LC1_A50 1 " "Info: 2: + IC(5.500 ns) + CELL(2.700 ns) = 8.200 ns; Loc. = LC1_A50; Fanout = 1; COMB Node = 'sevensegcontroller:12\|seg7:1\|S\[5\]~88'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { register8bits:66|register1bit:28|1 sevensegcontroller:12|seg7:1|S[5]~88 } "NODE_NAME" } } { "supportfiles/seg7.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/seg7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(5.000 ns) 17.000 ns f1 3 PIN PIN_12 0 " "Info: 3: + IC(3.800 ns) + CELL(5.000 ns) = 17.000 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'f1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { sevensegcontroller:12|seg7:1|S[5]~88 f1 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 176 1248 1424 192 "f1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 45.29 % ) " "Info: Total cell delay = 7.700 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 54.71 % ) " "Info: Total interconnect delay = 9.300 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { register8bits:66|register1bit:28|1 sevensegcontroller:12|seg7:1|S[5]~88 f1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { register8bits:66|register1bit:28|1 {} sevensegcontroller:12|seg7:1|S[5]~88 {} f1 {} } { 0.000ns 5.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:66|register1bit:28|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:66|register1bit:28|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { register8bits:66|register1bit:28|1 sevensegcontroller:12|seg7:1|S[5]~88 f1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { register8bits:66|register1bit:28|1 {} sevensegcontroller:12|seg7:1|S[5]~88 {} f1 {} } { 0.000ns 5.500ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register8bits:63\|register1bit:30\|1 DIP7 clk -5.500 ns register " "Info: th for register \"register8bits:63\|register1bit:30\|1\" (data pin = \"DIP7\", clock pin = \"clk\") is -5.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns register8bits:63\|register1bit:30\|1 2 REG LC1_E31 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_E31; Fanout = 1; REG Node = 'register8bits:63\|register1bit:30\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns DIP7 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'DIP7'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP7 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 144 120 288 160 "DIP7" "" } { 1064 536 600 1080 "DIP\[7..0\]" "" } { 136 288 376 152 "DIP7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.700 ns) 15.600 ns register8bits:63\|register1bit:30\|1 2 REG LC1_E31 1 " "Info: 2: + IC(3.600 ns) + CELL(1.700 ns) = 15.600 ns; Loc. = LC1_E31; Fanout = 1; REG Node = 'register8bits:63\|register1bit:30\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 76.92 % ) " "Info: Total cell delay = 12.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 23.08 % ) " "Info: Total interconnect delay = 3.600 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { DIP7 {} DIP7~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 3.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { DIP7 {} DIP7~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 3.600ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 14:19:49 2014 " "Info: Processing ended: Thu Nov 20 14:19:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
