git clone --depth 1 --no-tags https://github.com/unironically/silver-scope-graphs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457999470
git clone --depth 1 --no-tags https://github.com/hbelatikar/gnn-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459282554
git clone --depth 1 --no-tags https://github.com/avl-bsuir/csa-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459058358
git clone --depth 1 --no-tags https://github.com/Markshilong/THU_ComputerOrganization_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448186344
git clone --depth 1 --no-tags https://github.com/ninja3011/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456636231
git clone --depth 1 --no-tags https://github.com/usman1515/SystemVerilog-for-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463267555
git clone --depth 1 --no-tags https://github.com/WasabiFan/my-first-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464716330
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/FIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453885473
git clone --depth 1 --no-tags https://github.com/Moorvan/fifoBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457608420
git clone --depth 1 --no-tags https://github.com/imocanu/uvm_4_dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443586622
git clone --depth 1 --no-tags https://github.com/royb998/044252-sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444008424
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/PIPELINED_FIR_FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443749280
git clone --depth 1 --no-tags https://github.com/free1ze/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442472953
git clone --depth 1 --no-tags https://github.com/cloudcalvin/qSVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448839838
git clone --depth 1 --no-tags https://github.com/rjridle/Divider_Radix1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449359443
git clone --depth 1 --no-tags https://github.com/justinabate/memory_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446999624
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457794698
git clone --depth 1 --no-tags https://github.com/RehanEjaz/GPIO-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458270582
git clone --depth 1 --no-tags https://github.com/IanTayler/culebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462559001
git clone --depth 1 --no-tags https://github.com/Basher4/FYP-SimpleNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465303429
git clone --depth 1 --no-tags https://github.com/bciip/gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239834
git clone --depth 1 --no-tags https://github.com/suzizecat/Hamster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466009118
git clone --depth 1 --no-tags https://github.com/leozlt0112/computer-hardware-lab-works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458734908
git clone --depth 1 --no-tags https://github.com/mmichilot/OTTER-Multicycle-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457924557
git clone --depth 1 --no-tags https://github.com/davidlu1027/FPGA-voice-recorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462689143
git clone --depth 1 --no-tags https://github.com/Thombrom/fpga_ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450580597
git clone --depth 1 --no-tags https://github.com/AlperMumcular/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452863076
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3new_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453126360
git clone --depth 1 --no-tags https://github.com/p3da/udma_ptp_ts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449310046
git clone --depth 1 --no-tags https://github.com/liel-blum/Task2_numerical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444148325
git clone --depth 1 --no-tags https://github.com/huynam1802/riscv_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444365980
git clone --depth 1 --no-tags https://github.com/Milanotang/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443672545
git clone --depth 1 --no-tags https://github.com/Wder4/DIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453953208
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445548022
git clone --depth 1 --no-tags https://github.com/damlasu/FB-CPU-SystemVerilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445480758
git clone --depth 1 --no-tags https://github.com/jkk004/bitcoinhashproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442625911
git clone --depth 1 --no-tags https://github.com/taoistmiao/intel_digital_logic_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443194275
git clone --depth 1 --no-tags https://github.com/tharinduSamare/RISCV_processor_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457205956
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457067834
git clone --depth 1 --no-tags https://github.com/UniversityOfPlymouth-Electronics/ELEC241-C1-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457032220
git clone --depth 1 --no-tags https://github.com/baimengwei/5pS-5Yiw566A5Y6G5LiK55qE56ys5LiA5Liq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456936164
git clone --depth 1 --no-tags https://github.com/standardloop/dualcore-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460646227
git clone --depth 1 --no-tags https://github.com/AyaNageh1111/PipeLine-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459657810
git clone --depth 1 --no-tags https://github.com/halferty/n64_dev_cart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465652331
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/QuadCore-RC4-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462996581
git clone --depth 1 --no-tags https://github.com/Dy-Zhang39/ECE342-Computer-Hardware-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461888026
git clone --depth 1 --no-tags https://github.com/baohongzhang/System-verilog-syntax-study_minder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442634044
git clone --depth 1 --no-tags https://github.com/pabloreyesrobles/ipd432-tarea3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446274710
git clone --depth 1 --no-tags https://github.com/Tal-Ko/Digital-Systems-Simulation3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447747768
git clone --depth 1 --no-tags https://github.com/prajwaltr/Major_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442849630
git clone --depth 1 --no-tags https://github.com/belmontcomputing/rom-ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442552893
git clone --depth 1 --no-tags https://github.com/fhideous/verification_uing_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450102912
git clone --depth 1 --no-tags https://github.com/lishangqiu/WS2812BLightFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447474401
git clone --depth 1 --no-tags https://github.com/bciip/entropy_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240565
git clone --depth 1 --no-tags https://github.com/bciip/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240631
git clone --depth 1 --no-tags https://github.com/IasonC/SystemVerilogCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451612211
git clone --depth 1 --no-tags https://github.com/cup0noodles/CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452114808
git clone --depth 1 --no-tags https://github.com/jvijaymahesh45/jvijaymahesh45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456724937
git clone --depth 1 --no-tags https://github.com/ritikaratnu111/system-verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454228807
git clone --depth 1 --no-tags https://github.com/XoTaBuCh/ACS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463207821
git clone --depth 1 --no-tags https://github.com/RialonV/Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462812462
git clone --depth 1 --no-tags https://github.com/jayhusemi/Cores-SweRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465941977
git clone --depth 1 --no-tags https://github.com/wliu0219/UVM_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458225218
git clone --depth 1 --no-tags https://github.com/nickmaster2222/IPImport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459602759
git clone --depth 1 --no-tags https://github.com/sumedhkr95/16-bit-FIR-filter-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458908960
git clone --depth 1 --no-tags https://github.com/Phzera/desafio_embarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458930142
git clone --depth 1 --no-tags https://github.com/nwkrix/UVM-TLM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448170853
git clone --depth 1 --no-tags https://github.com/ZotievaDE/prg_cdc_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448339403
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447912972
git clone --depth 1 --no-tags https://github.com/bciip/sysrst_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240345
git clone --depth 1 --no-tags https://github.com/timChase98/ECE6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450865376
git clone --depth 1 --no-tags https://github.com/alxcode-x/aFIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446174841
git clone --depth 1 --no-tags https://github.com/Andreu-Lechuga/SystemVerilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443643466
git clone --depth 1 --no-tags https://github.com/ashaki345/16_Bit_CPU_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464003277
git clone --depth 1 --no-tags https://github.com/alena532/AVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464134419
git clone --depth 1 --no-tags https://github.com/Patrickshiny/systemVerilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453605868
git clone --depth 1 --no-tags https://github.com/duongnghiephuy/processor1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455817605
git clone --depth 1 --no-tags https://github.com/noahbean33/ECE_271_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457577697
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461359783
git clone --depth 1 --no-tags https://github.com/sam2468sam/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459012418
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/NTUEE_DCLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462162741
git clone --depth 1 --no-tags https://github.com/mahdi-moradmand/Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462858071
git clone --depth 1 --no-tags https://github.com/skudlur/sysverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462778079
git clone --depth 1 --no-tags https://github.com/phamquanganhBKSET/edabk_uart_transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462817751
git clone --depth 1 --no-tags https://github.com/kenezoer/soc_programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455077588
git clone --depth 1 --no-tags https://github.com/alihusain01/lab5-week2-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463377973
git clone --depth 1 --no-tags https://github.com/swisstackle/alucontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444358234
git clone --depth 1 --no-tags https://github.com/gsingla21/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451010084
git clone --depth 1 --no-tags https://github.com/bciip/prim_generic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450078538
git clone --depth 1 --no-tags https://github.com/itayt23/Sifratiyot_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449853703
git clone --depth 1 --no-tags https://github.com/Amagicman/uvm_verify_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448953475
git clone --depth 1 --no-tags https://github.com/bciip/pwrmgr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240767
git clone --depth 1 --no-tags https://github.com/bciip/tlul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240904
git clone --depth 1 --no-tags https://github.com/bciip/rv_core_ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449243271
git clone --depth 1 --no-tags https://github.com/lconti9/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454266294
git clone --depth 1 --no-tags https://github.com/allab17/ece212_labell_borek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458991394
git clone --depth 1 --no-tags https://github.com/Willian-Nunes/Async-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454095314
git clone --depth 1 --no-tags https://github.com/feiyuy/Chip_Verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457222345
git clone --depth 1 --no-tags https://github.com/ThunderChief33/remote_control_car_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459376356
git clone --depth 1 --no-tags https://github.com/Ninjacreepiamus/Interview-Questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459414782
