#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b3eab3f380 .scope module, "slurm16_tb" "slurm16_tb" 2 2;
 .timescale -9 -12;
P_0x55b3eab40e10 .param/l "ADDRESS_BITS" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x55b3eab40e50 .param/l "BITS" 0 2 4, +C4<00000000000000000000000000010000>;
v0x55b3eac03cc0_0 .var "CLK", 0 0;
v0x55b3eac03d80_0 .var "IN_PINS", 7 0;
v0x55b3eac03e90_0 .net "PINS", 31 0, L_0x55b3eac1df30;  1 drivers
v0x55b3eac03f80_0 .var "RSTb", 0 0;
S_0x55b3eab38590 .scope generate, "genblk1[0]" "genblk1[0]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab85be0 .param/l "j" 0 2 35, +C4<00>;
S_0x55b3eab3fb40 .scope generate, "genblk1[1]" "genblk1[1]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eabbd210 .param/l "j" 0 2 35, +C4<01>;
S_0x55b3eab3e400 .scope generate, "genblk1[2]" "genblk1[2]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eabbd8c0 .param/l "j" 0 2 35, +C4<010>;
S_0x55b3eab3f760 .scope generate, "genblk1[3]" "genblk1[3]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eaa13f20 .param/l "j" 0 2 35, +C4<011>;
S_0x55b3eab3d5a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eaaaa9f0 .param/l "j" 0 2 35, +C4<0100>;
S_0x55b3eab3e7e0 .scope generate, "genblk1[5]" "genblk1[5]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eaba1790 .param/l "j" 0 2 35, +C4<0101>;
S_0x55b3eab3efa0 .scope generate, "genblk1[6]" "genblk1[6]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab9be40 .param/l "j" 0 2 35, +C4<0110>;
S_0x55b3eab3d8f0 .scope generate, "genblk1[7]" "genblk1[7]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab85a60 .param/l "j" 0 2 35, +C4<0111>;
S_0x55b3eab941c0 .scope generate, "genblk1[8]" "genblk1[8]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eaa5c3b0 .param/l "j" 0 2 35, +C4<01000>;
S_0x55b3eab94540 .scope generate, "genblk1[9]" "genblk1[9]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eabd18c0 .param/l "j" 0 2 35, +C4<01001>;
S_0x55b3eab1a620 .scope generate, "genblk1[10]" "genblk1[10]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eaba1090 .param/l "j" 0 2 35, +C4<01010>;
S_0x55b3eabc5e20 .scope generate, "genblk1[11]" "genblk1[11]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab9d4f0 .param/l "j" 0 2 35, +C4<01011>;
S_0x55b3eabc6170 .scope generate, "genblk1[12]" "genblk1[12]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab9c520 .param/l "j" 0 2 35, +C4<01100>;
S_0x55b3eabc6550 .scope generate, "genblk1[13]" "genblk1[13]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3ea97fe10 .param/l "j" 0 2 35, +C4<01101>;
S_0x55b3eab7df00 .scope generate, "genblk1[14]" "genblk1[14]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eabd2e60 .param/l "j" 0 2 35, +C4<01110>;
S_0x55b3eabbb1b0 .scope generate, "genblk1[15]" "genblk1[15]" 2 35, 2 35 0, S_0x55b3eab3f380;
 .timescale -9 -12;
P_0x55b3eab7d850 .param/l "j" 0 2 35, +C4<01111>;
S_0x55b3eaba3e00 .scope module, "slm0" "slurm16" 2 20, 3 9 0, S_0x55b3eab3f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /OUTPUT 32 "PINS";
    .port_info 3 /INPUT 8 "INPUT_PINS";
P_0x55b3eab79d50 .param/l "CLOCK_FREQ" 0 3 10, +C4<00000000100110001001011010000000>;
v0x55b3eac02600_0 .net "C", 0 0, v0x55b3eab862b0_0;  1 drivers
v0x55b3eac026c0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  1 drivers
v0x55b3eac02780_0 .net "INPUT_PINS", 7 0, v0x55b3eac03d80_0;  1 drivers
v0x55b3eac02850_0 .net "PINS", 31 0, L_0x55b3eac1df30;  alias, 1 drivers
v0x55b3eac02920_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  1 drivers
v0x55b3eac02a10_0 .net "S", 0 0, L_0x55b3eac146e0;  1 drivers
v0x55b3eac02b00_0 .net "Z", 0 0, L_0x55b3eac14670;  1 drivers
v0x55b3eac02bf0_0 .net "aluA", 15 0, L_0x55b3eabc05d0;  1 drivers
v0x55b3eac02ce0_0 .net "aluB", 15 0, L_0x55b3eac04080;  1 drivers
v0x55b3eac02e10_0 .net "aluOp", 4 0, L_0x55b3eac043a0;  1 drivers
v0x55b3eac02f20_0 .net "aluOut", 15 0, L_0x55b3eac15870;  1 drivers
L_0x7f3df8494258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eac03030_0 .net "memBUSY", 0 0, L_0x7f3df8494258;  1 drivers
v0x55b3eac03120_0 .net "mem_RD", 0 0, L_0x55b3eaba28e0;  1 drivers
v0x55b3eac03210_0 .net "mem_WR", 0 0, L_0x55b3eabb4030;  1 drivers
v0x55b3eac03300_0 .net "memoryAddr", 15 0, v0x55b3eabfeba0_0;  1 drivers
v0x55b3eac03410_0 .net "memoryIn", 15 0, L_0x55b3eac16190;  1 drivers
v0x55b3eac03520_0 .net "memoryOut", 15 0, v0x55b3eabfedf0_0;  1 drivers
v0x55b3eac035e0_0 .net "regIn", 4 0, L_0x55b3eac042d0;  1 drivers
v0x55b3eac036f0_0 .net "regIn_data", 15 0, L_0x55b3eac04260;  1 drivers
v0x55b3eac03800_0 .net "regOutA", 4 0, L_0x55b3eac04130;  1 drivers
v0x55b3eac03910_0 .net "regOutA_data", 15 0, L_0x55b3eabf9180;  1 drivers
v0x55b3eac03a20_0 .net "regOutB", 4 0, L_0x55b3eac041a0;  1 drivers
v0x55b3eac03b30_0 .net "regOutB_data", 15 0, L_0x55b3eab9af20;  1 drivers
S_0x55b3eaba4150 .scope module, "alu0" "alu" 3 84, 4 3 0, S_0x55b3eaba3e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "A_in";
    .port_info 3 /INPUT 16 "B_in";
    .port_info 4 /INPUT 5 "aluOp_in";
    .port_info 5 /OUTPUT 16 "aluOut";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /OUTPUT 1 "S";
P_0x55b3eabc73c0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac14670 .functor BUFZ 1, v0x55b3eaba5010_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac146e0 .functor BUFZ 1, v0x55b3eabba1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac14ac0 .functor OR 16, v0x55b3eab83740_0, v0x55b3eab8d130_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac15080 .functor AND 16, v0x55b3eab83740_0, v0x55b3eab8d130_0, C4<1111111111111111>, C4<1111111111111111>;
L_0x55b3eac15180 .functor XOR 16, v0x55b3eab83740_0, v0x55b3eab8d130_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac15870 .functor BUFZ 16, v0x55b3eabbe640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eab83740_0 .var "A", 15 0;
v0x55b3eabc5990_0 .net "A_in", 15 0, L_0x55b3eabc05d0;  alias, 1 drivers
v0x55b3eab8d130_0 .var "B", 15 0;
v0x55b3eabd2630_0 .net "B_in", 15 0, L_0x55b3eac04080;  alias, 1 drivers
v0x55b3eabd2430_0 .net "C", 0 0, v0x55b3eab862b0_0;  alias, 1 drivers
v0x55b3eabd1ec0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eab862b0_0 .var "C_flag_reg", 0 0;
v0x55b3eab8eef0_0 .var "C_flag_reg_next", 0 0;
v0x55b3eab8efb0_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabba140_0 .net "S", 0 0, L_0x55b3eac146e0;  alias, 1 drivers
v0x55b3eabba1e0_0 .var "S_flag_reg", 0 0;
v0x55b3eabb9540_0 .var "S_flag_reg_next", 0 0;
v0x55b3eabb9600_0 .net "Z", 0 0, L_0x55b3eac14670;  alias, 1 drivers
v0x55b3eaba5010_0 .var "Z_flag_reg", 0 0;
v0x55b3eaba50b0_0 .var "Z_flag_reg_next", 0 0;
L_0x7f3df84940f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eab1a3c0_0 .net/2u *"_ivl_10", 0 0, L_0x7f3df84940f0;  1 drivers
v0x55b3eab1a4a0_0 .net *"_ivl_12", 16 0, L_0x55b3eac148d0;  1 drivers
L_0x7f3df8494138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabb8980_0 .net/2u *"_ivl_16", 0 0, L_0x7f3df8494138;  1 drivers
v0x55b3eabb8a40_0 .net *"_ivl_18", 16 0, L_0x55b3eac14c20;  1 drivers
L_0x7f3df8494180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eab9b540_0 .net/2u *"_ivl_20", 0 0, L_0x7f3df8494180;  1 drivers
v0x55b3eab9b620_0 .net *"_ivl_22", 16 0, L_0x55b3eac14d90;  1 drivers
v0x55b3eab7c0d0_0 .net *"_ivl_33", 14 0, L_0x55b3eac15230;  1 drivers
v0x55b3eab7c190_0 .net *"_ivl_37", 14 0, L_0x55b3eac15450;  1 drivers
v0x55b3eab92b30_0 .net *"_ivl_41", 14 0, L_0x55b3eac155f0;  1 drivers
L_0x7f3df84941c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eab92bf0_0 .net/2u *"_ivl_42", 0 0, L_0x7f3df84941c8;  1 drivers
v0x55b3eab381f0_0 .net *"_ivl_47", 0 0, L_0x55b3eac158e0;  1 drivers
v0x55b3eab382b0_0 .net *"_ivl_49", 14 0, L_0x55b3eac15980;  1 drivers
L_0x7f3df8494210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eab90980_0 .net/2u *"_ivl_52", 0 0, L_0x7f3df8494210;  1 drivers
v0x55b3eab90a40_0 .net *"_ivl_55", 14 0, L_0x55b3eac15c10;  1 drivers
L_0x7f3df84940a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eaba39a0_0 .net/2u *"_ivl_6", 0 0, L_0x7f3df84940a8;  1 drivers
v0x55b3eaba3a80_0 .net *"_ivl_8", 16 0, L_0x55b3eac147b0;  1 drivers
v0x55b3eab3e020_0 .net "addOp", 16 0, L_0x55b3eac14a20;  1 drivers
v0x55b3eab3e100_0 .var "aluOp", 4 0;
v0x55b3eab3dc40_0 .net "aluOp_in", 4 0, L_0x55b3eac043a0;  alias, 1 drivers
v0x55b3eab3dd20_0 .net "aluOut", 15 0, L_0x55b3eac15870;  alias, 1 drivers
v0x55b3eabd1c80_0 .net "andOp", 15 0, L_0x55b3eac15080;  1 drivers
v0x55b3eabd1d60_0 .net "asrOp", 15 0, L_0x55b3eac15aa0;  1 drivers
v0x55b3eabbe340_0 .net "lslOp", 15 0, L_0x55b3eac157a0;  1 drivers
v0x55b3eabbe420_0 .net "lsrOp", 15 0, L_0x55b3eac15d40;  1 drivers
v0x55b3eabbe950_0 .net "orOp", 15 0, L_0x55b3eac14ac0;  1 drivers
v0x55b3eabbea30_0 .var "out", 15 0;
v0x55b3eabbe640_0 .var "out_r", 15 0;
v0x55b3eabbe720_0 .net "rolcOp", 15 0, L_0x55b3eac152d0;  1 drivers
v0x55b3eabbe000_0 .net "rorcOp", 15 0, L_0x55b3eac154f0;  1 drivers
v0x55b3eabbe0e0_0 .net "subOp", 16 0, L_0x55b3eac14ed0;  1 drivers
v0x55b3eabbe1c0_0 .net "xorOp", 15 0, L_0x55b3eac15180;  1 drivers
E_0x55b3ea9f9780/0 .event anyedge, v0x55b3eab862b0_0, v0x55b3eaba5010_0, v0x55b3eabba1e0_0, v0x55b3eab3e100_0;
E_0x55b3ea9f9780/1 .event anyedge, v0x55b3eab8d130_0, v0x55b3eab3e020_0, v0x55b3eabbe0e0_0, v0x55b3eabd1c80_0;
E_0x55b3ea9f9780/2 .event anyedge, v0x55b3eabbe950_0, v0x55b3eabbe1c0_0, v0x55b3eab83740_0, v0x55b3eabd1d60_0;
E_0x55b3ea9f9780/3 .event anyedge, v0x55b3eabbe420_0, v0x55b3eabbe340_0, v0x55b3eabbe720_0, v0x55b3eabbe000_0;
E_0x55b3ea9f9780 .event/or E_0x55b3ea9f9780/0, E_0x55b3ea9f9780/1, E_0x55b3ea9f9780/2, E_0x55b3ea9f9780/3;
E_0x55b3ea9f6e60 .event posedge, v0x55b3eabd1ec0_0;
L_0x55b3eac147b0 .concat [ 16 1 0 0], v0x55b3eab83740_0, L_0x7f3df84940a8;
L_0x55b3eac148d0 .concat [ 16 1 0 0], v0x55b3eab8d130_0, L_0x7f3df84940f0;
L_0x55b3eac14a20 .arith/sum 17, L_0x55b3eac147b0, L_0x55b3eac148d0;
L_0x55b3eac14c20 .concat [ 16 1 0 0], v0x55b3eab83740_0, L_0x7f3df8494138;
L_0x55b3eac14d90 .concat [ 16 1 0 0], v0x55b3eab8d130_0, L_0x7f3df8494180;
L_0x55b3eac14ed0 .arith/sub 17, L_0x55b3eac14c20, L_0x55b3eac14d90;
L_0x55b3eac15230 .part v0x55b3eab8d130_0, 0, 15;
L_0x55b3eac152d0 .concat [ 1 15 0 0], v0x55b3eab862b0_0, L_0x55b3eac15230;
L_0x55b3eac15450 .part v0x55b3eab8d130_0, 1, 15;
L_0x55b3eac154f0 .concat [ 15 1 0 0], L_0x55b3eac15450, v0x55b3eab862b0_0;
L_0x55b3eac155f0 .part v0x55b3eab8d130_0, 0, 15;
L_0x55b3eac157a0 .concat [ 1 15 0 0], L_0x7f3df84941c8, L_0x55b3eac155f0;
L_0x55b3eac158e0 .part v0x55b3eab8d130_0, 15, 1;
L_0x55b3eac15980 .part v0x55b3eab8d130_0, 1, 15;
L_0x55b3eac15aa0 .concat [ 15 1 0 0], L_0x55b3eac15980, L_0x55b3eac158e0;
L_0x55b3eac15c10 .part v0x55b3eab8d130_0, 1, 15;
L_0x55b3eac15d40 .concat [ 15 1 0 0], L_0x55b3eac15c10, L_0x7f3df8494210;
S_0x55b3eab9e070 .scope module, "mem0" "memory_controller" 3 99, 5 9 0, S_0x55b3eaba3e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "memWR";
    .port_info 6 /INPUT 1 "memRD";
    .port_info 7 /OUTPUT 1 "memBUSY";
    .port_info 8 /OUTPUT 32 "PINS";
    .port_info 9 /INPUT 8 "INPUT_PINS";
P_0x55b3eabb3580 .param/l "ADDRESS_BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x55b3eabb35c0 .param/l "BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x55b3eabb3600 .param/l "CLOCK_FREQ" 0 5 10, +C4<00000000100110001001011010000000>;
L_0x55b3eac15eb0 .functor BUFZ 16, v0x55b3eabeeec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac15f20 .functor BUFZ 16, v0x55b3eabefdb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac15fe0 .functor BUFZ 16, v0x55b3eabf0eb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac160a0 .functor BUFZ 16, v0x55b3eabf1d50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac16190 .functor BUFZ 16, v0x55b3eabf6210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabf5800_0 .net "ADDRESS", 15 0, v0x55b3eabfeba0_0;  alias, 1 drivers
v0x55b3eabf5900_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf59c0_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabf5a90_0 .net "DATA_OUT", 15 0, L_0x55b3eac16190;  alias, 1 drivers
L_0x7f3df8494d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabf5b50_0 .net "DATA_OUT_AUDIO", 15 0, L_0x7f3df8494d50;  1 drivers
v0x55b3eabf5c60_0 .net "DATA_OUT_GFX", 15 0, L_0x55b3eac1d250;  1 drivers
v0x55b3eabf5d30_0 .net "DATA_OUT_GPIO", 15 0, L_0x55b3eac17360;  1 drivers
v0x55b3eabf5e00_0 .net "DATA_OUT_HIRAM", 15 0, v0x55b3eabeeec0_0;  1 drivers
v0x55b3eabf5ed0_0 .net "DATA_OUT_HIRAM2", 15 0, v0x55b3eabefdb0_0;  1 drivers
v0x55b3eabf5fa0_0 .net "DATA_OUT_HIRAM3", 15 0, v0x55b3eabf0eb0_0;  1 drivers
v0x55b3eabf6070_0 .net "DATA_OUT_HIRAM4", 15 0, v0x55b3eabf1d50_0;  1 drivers
L_0x7f3df8494330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabf6140_0 .net "DATA_OUT_PWM", 15 0, L_0x7f3df8494330;  1 drivers
v0x55b3eabf6210_0 .var "DATA_OUT_REG", 15 0;
v0x55b3eabf62d0_0 .net "DATA_OUT_ROM", 15 0, L_0x55b3eac16200;  1 drivers
v0x55b3eabf63c0_0 .net "DATA_OUT_SPI", 15 0, L_0x55b3eac1dba0;  1 drivers
v0x55b3eabf6490_0 .net "DATA_OUT_UART", 15 0, L_0x55b3eac16f50;  1 drivers
v0x55b3eabf6560_0 .net "GFX_B1_ADDR", 13 0, L_0x55b3eac198f0;  1 drivers
v0x55b3eabf6710_0 .net "GFX_B1_DIN", 15 0, L_0x55b3eac15eb0;  1 drivers
v0x55b3eabf67d0_0 .net "GFX_B1_READY", 0 0, L_0x55b3eac16460;  1 drivers
v0x55b3eabf6870_0 .net "GFX_B1_VALID", 0 0, L_0x55b3eac19960;  1 drivers
v0x55b3eabf6910_0 .net "GFX_B2_ADDR", 13 0, L_0x55b3eac19a60;  1 drivers
v0x55b3eabf69d0_0 .net "GFX_B2_DIN", 15 0, L_0x55b3eac15f20;  1 drivers
v0x55b3eabf6ae0_0 .net "GFX_B2_READY", 0 0, L_0x55b3eac166a0;  1 drivers
v0x55b3eabf6b80_0 .net "GFX_B2_VALID", 0 0, L_0x55b3eac19b60;  1 drivers
v0x55b3eabf6c20_0 .net "GFX_B3_ADDR", 13 0, L_0x55b3eac19ca0;  1 drivers
v0x55b3eabf6ce0_0 .net "GFX_B3_DIN", 15 0, L_0x55b3eac15fe0;  1 drivers
v0x55b3eabf6df0_0 .net "GFX_B3_READY", 0 0, L_0x55b3eac16940;  1 drivers
v0x55b3eabf6e90_0 .net "GFX_B3_VALID", 0 0, L_0x55b3eac19da0;  1 drivers
v0x55b3eabf6f30_0 .net "GFX_B4_ADDR", 13 0, L_0x55b3eac19ef0;  1 drivers
v0x55b3eabf6ff0_0 .net "GFX_B4_DIN", 15 0, L_0x55b3eac160a0;  1 drivers
v0x55b3eabf7100_0 .net "GFX_B4_READY", 0 0, L_0x55b3eac16c10;  1 drivers
v0x55b3eabf71a0_0 .net "GFX_B4_VALID", 0 0, L_0x55b3eac1a020;  1 drivers
v0x55b3eabf7240_0 .net "INPUT_PINS", 7 0, v0x55b3eac03d80_0;  alias, 1 drivers
v0x55b3eabf7530_0 .net "PINS", 31 0, L_0x55b3eac1df30;  alias, 1 drivers
v0x55b3eabf7610_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabf76b0_0 .var "WR_AUDIO", 0 0;
v0x55b3eabf7750_0 .var "WR_GFX", 0 0;
v0x55b3eabf77f0_0 .var "WR_GPIO", 0 0;
v0x55b3eabf7890_0 .var "WR_HIRAM", 0 0;
v0x55b3eabf7930_0 .var "WR_HIRAM2", 0 0;
v0x55b3eabf7a00_0 .var "WR_HIRAM3", 0 0;
v0x55b3eabf7ad0_0 .var "WR_HIRAM4", 0 0;
v0x55b3eabf7ba0_0 .var "WR_PWM", 0 0;
v0x55b3eabf7c70_0 .var "WR_SPI", 0 0;
v0x55b3eabf7d40_0 .var "WR_UART", 0 0;
L_0x7f3df8494528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b3eabf7e10_0 .net/2u *"_ivl_38", 1 0, L_0x7f3df8494528;  1 drivers
o0x7f3df84e3b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55b3eabf7eb0_0 name=_ivl_74
v0x55b3eabf7f50_0 .var "addr_reg", 15 0;
v0x55b3eabf7ff0_0 .var "dout", 15 0;
v0x55b3eabf8090_0 .var "dout_next", 15 0;
v0x55b3eabf8130_0 .net "memBUSY", 0 0, L_0x7f3df8494258;  alias, 1 drivers
v0x55b3eabf81f0_0 .net "memRD", 0 0, L_0x55b3eaba28e0;  alias, 1 drivers
v0x55b3eabf82b0_0 .net "memWR", 0 0, L_0x55b3eabb4030;  alias, 1 drivers
E_0x55b3ea9f83d0/0 .event anyedge, v0x55b3eabf7f50_0, v0x55b3eabf2570_0, v0x55b3eabf7ff0_0, v0x55b3eabee940_0;
E_0x55b3ea9f83d0/1 .event anyedge, v0x55b3eabef830_0, v0x55b3eabf0930_0, v0x55b3eabf17d0_0;
E_0x55b3ea9f83d0 .event/or E_0x55b3ea9f83d0/0, E_0x55b3ea9f83d0/1;
E_0x55b3ea972e40/0 .event anyedge, v0x55b3eabf7ff0_0, v0x55b3eabf5800_0, v0x55b3eabf4d70_0, v0x55b3eabf82b0_0;
E_0x55b3ea972e40/1 .event anyedge, v0x55b3ea98ac90_0, v0x55b3eabea0c0_0, v0x55b3eaa4c850_0, v0x55b3eabec790_0;
E_0x55b3ea972e40/2 .event anyedge, v0x55b3eabe4ff0_0;
E_0x55b3ea972e40 .event/or E_0x55b3ea972e40/0, E_0x55b3ea972e40/1, E_0x55b3ea972e40/2;
L_0x55b3eac162c0 .part v0x55b3eabfeba0_0, 0, 14;
L_0x55b3eac16560 .part v0x55b3eabfeba0_0, 0, 14;
L_0x55b3eac167d0 .part v0x55b3eabfeba0_0, 0, 14;
L_0x55b3eac16a70 .part v0x55b3eabfeba0_0, 0, 14;
L_0x55b3eac16d40 .part v0x55b3eabfeba0_0, 0, 14;
L_0x55b3eac171b0 .part v0x55b3eabfeba0_0, 0, 8;
L_0x55b3eac174a0 .part v0x55b3eabfeba0_0, 0, 8;
L_0x55b3eac17540 .part v0x55b3eac03d80_0, 0, 6;
L_0x55b3eac18430 .part v0x55b3eabfeba0_0, 0, 8;
L_0x55b3eac1d360 .part v0x55b3eabfeba0_0, 0, 12;
L_0x55b3eac1d8c0 .part v0x55b3eabfeba0_0, 0, 8;
L_0x55b3eac1dc90 .part v0x55b3eabfeba0_0, 0, 8;
L_0x55b3eac1ddd0 .part v0x55b3eac03d80_0, 7, 1;
LS_0x55b3eac1df30_0_0 .concat [ 4 1 1 1], v0x55b3eaa11610_0, v0x55b3eabec9f0_0, v0x55b3eabecc10_0, v0x55b3eabec5e0_0;
LS_0x55b3eac1df30_0_4 .concat [ 1 3 4 1], o0x7f3df84e3b88, L_0x55b3eac181e0, L_0x55b3eac1d5e0, v0x55b3eabf4840_0;
LS_0x55b3eac1df30_0_8 .concat [ 4 4 4 1], L_0x55b3eac1cfe0, L_0x55b3eac1c9e0, L_0x55b3eac1cd70, L_0x55b3eac18760;
LS_0x55b3eac1df30_0_12 .concat [ 1 2 0 0], L_0x55b3eac18bb0, L_0x7f3df8494528;
L_0x55b3eac1df30 .concat [ 7 9 13 3], LS_0x55b3eac1df30_0_0, LS_0x55b3eac1df30_0_4, LS_0x55b3eac1df30_0_8, LS_0x55b3eac1df30_0_12;
S_0x55b3eaba44a0 .scope module, "aud0" "audio" 5 315, 6 1 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 4 "PINS";
P_0x55b3eaba47f0 .param/l "ADDRESS_BITS" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55b3eaba4830 .param/l "BITS" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x55b3eaba4870 .param/l "CLK_FREQ" 0 6 2, +C4<00000000100110001001011010000000>;
P_0x55b3eaba48b0 .param/l "LRCLK_FREQ" 1 6 14, +C4<00000000000000000100110001001011>;
P_0x55b3eaba48f0 .param/l "MCLK_FREQ" 1 6 13, +C4<00000000010011000100101101000000>;
P_0x55b3eaba4930 .param/l "SCLK_FREQ" 1 6 15, +C4<0000000000000000000000000000000000000000000100110001001011000000>;
L_0x55b3eac1d460 .functor BUFZ 1, v0x55b3eac03cc0_0, C4<0>, C4<0>, C4<0>;
v0x55b3eaa4c590_0 .net "ADDRESS", 7 0, L_0x55b3eac1d8c0;  1 drivers
v0x55b3eaa4c690_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eaa4c780_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eaa4c850_0 .net "DATA_OUT", 15 0, L_0x7f3df8494d50;  alias, 1 drivers
v0x55b3eaaa50f0_0 .net "PINS", 3 0, L_0x55b3eac1d5e0;  1 drivers
v0x55b3eaaa5220_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eaaa52c0_0 .net "WR", 0 0, v0x55b3eabf76b0_0;  1 drivers
v0x55b3eaaa5360_0 .net *"_ivl_13", 0 0, v0x55b3eaa59ce0_0;  1 drivers
v0x55b3eaaa5440_0 .net *"_ivl_18", 0 0, L_0x55b3eac1d7d0;  1 drivers
v0x55b3eaa65af0_0 .net *"_ivl_5", 0 0, L_0x55b3eac1d460;  1 drivers
v0x55b3eaa65bd0_0 .net *"_ivl_9", 0 0, v0x55b3eaad55d0_0;  1 drivers
v0x55b3eaa65cb0_0 .var "ampl_neg_r", 15 0;
v0x55b3eaa65d90_0 .var "ampl_neg_r_next", 15 0;
v0x55b3eaa65e70_0 .var "ampl_r", 15 0;
v0x55b3eaad5410_0 .var "ampl_r_next", 15 0;
v0x55b3eaad54f0_0 .var "lr_clk_count_r", 7 0;
v0x55b3eaad55d0_0 .var "lr_clk_r", 0 0;
v0x55b3eaad5690_0 .var "lr_clk_r_next", 0 0;
v0x55b3eaad5750_0 .var "m_clk_r", 0 0;
v0x55b3eaad5810_0 .var "phase_r", 15 0;
v0x55b3eaa59b20_0 .var "phase_r_next", 15 0;
v0x55b3eaa59c00_0 .var "sclk_count_r", 1 0;
v0x55b3eaa59ce0_0 .var "sclk_r", 0 0;
v0x55b3eaa59da0_0 .var "sclk_r_next", 0 0;
v0x55b3eaa59e60_0 .var "serial_data_r", 63 0;
v0x55b3eaa59f40_0 .var "serial_data_r_next", 63 0;
v0x55b3eaa60860_0 .var "sq_wave_count_r", 23 0;
v0x55b3eaa60920_0 .var "sq_wave_count_r_next", 23 0;
v0x55b3eaa60a00_0 .var "sq_wave_val_r", 0 0;
v0x55b3eaa60ac0_0 .var "sq_wave_val_r_next", 0 0;
E_0x55b3eabd8220/0 .event anyedge, v0x55b3eaad5810_0, v0x55b3eaa65e70_0, v0x55b3eaa65cb0_0, v0x55b3eaa4c590_0;
E_0x55b3eabd8220/1 .event anyedge, v0x55b3eaaa52c0_0, v0x55b3eaa4c780_0;
E_0x55b3eabd8220 .event/or E_0x55b3eabd8220/0, E_0x55b3eabd8220/1;
E_0x55b3eaa4c480/0 .event anyedge, v0x55b3eaa59e60_0, v0x55b3eaad5690_0, v0x55b3eaad55d0_0, v0x55b3eaa60a00_0;
E_0x55b3eaa4c480/1 .event anyedge, v0x55b3eaa65cb0_0, v0x55b3eaa65e70_0, v0x55b3eaa59da0_0, v0x55b3eaa59ce0_0;
E_0x55b3eaa4c480 .event/or E_0x55b3eaa4c480/0, E_0x55b3eaa4c480/1;
E_0x55b3eaa4c510/0 .event anyedge, v0x55b3eaa60860_0, v0x55b3eaad5810_0, v0x55b3eaad55d0_0, v0x55b3eaa59ce0_0;
E_0x55b3eaa4c510/1 .event anyedge, v0x55b3eaa60a00_0, v0x55b3eaad54f0_0, v0x55b3eaa59c00_0;
E_0x55b3eaa4c510 .event/or E_0x55b3eaa4c510/0, E_0x55b3eaa4c510/1;
L_0x55b3eac1d5e0 .concat8 [ 1 1 1 1], L_0x55b3eac1d460, v0x55b3eaad55d0_0, v0x55b3eaa59ce0_0, L_0x55b3eac1d7d0;
L_0x55b3eac1d7d0 .part v0x55b3eaa59e60_0, 63, 1;
S_0x55b3eaba57e0 .scope module, "g0" "gpio" 5 255, 7 1 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 4 "PINS";
    .port_info 7 /INPUT 6 "INPUT_PINS";
P_0x55b3eaa169e0 .param/l "ADDRESS_BITS" 0 7 2, +C4<00000000000000000000000000001000>;
P_0x55b3eaa16a20 .param/l "BITS" 0 7 2, +C4<00000000000000000000000000010000>;
P_0x55b3eaa16a60 .param/l "CLK_FREQ" 0 7 2, +C4<00000000100110001001011010000000>;
v0x55b3eaa16d80_0 .net "ADDRESS", 7 0, L_0x55b3eac174a0;  1 drivers
v0x55b3ea98aad0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3ea98abc0_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3ea98ac90_0 .net "DATA_OUT", 15 0, L_0x55b3eac17360;  alias, 1 drivers
v0x55b3ea98ad30_0 .net "INPUT_PINS", 5 0, L_0x55b3eac17540;  1 drivers
v0x55b3ea98ae60_0 .net "PINS", 3 0, v0x55b3eaa11610_0;  1 drivers
v0x55b3eaa4f040_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eaa4f0e0_0 .net "WR", 0 0, v0x55b3eabf77f0_0;  1 drivers
L_0x7f3df84942e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eaa4f1a0_0 .net/2u *"_ivl_2", 7 0, L_0x7f3df84942e8;  1 drivers
v0x55b3eaa4f280_0 .var "dout_r", 7 0;
v0x55b3eaa4f360_0 .var "gpio_in_reg_a", 5 0;
v0x55b3eaa4f440_0 .var "gpio_in_reg_b", 5 0;
v0x55b3eaa11610_0 .var "gpio_reg", 3 0;
v0x55b3eaa116f0_0 .var "gpio_reg_next", 3 0;
E_0x55b3eabd7ae0/0 .event anyedge, v0x55b3eaa11610_0, v0x55b3eaa16d80_0, v0x55b3eaa4f0e0_0, v0x55b3eaa4c780_0;
E_0x55b3eabd7ae0/1 .event anyedge, v0x55b3eaa4f440_0;
E_0x55b3eabd7ae0 .event/or E_0x55b3eabd7ae0/0, E_0x55b3eabd7ae0/1;
L_0x55b3eac17360 .concat [ 8 8 0 0], v0x55b3eaa4f280_0, L_0x7f3df84942e8;
S_0x55b3eaba5b10 .scope module, "gfx0" "gfx" 5 283, 8 1 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 12 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 1 "HS";
    .port_info 7 /OUTPUT 1 "VS";
    .port_info 8 /OUTPUT 4 "BB";
    .port_info 9 /OUTPUT 4 "RR";
    .port_info 10 /OUTPUT 4 "GG";
    .port_info 11 /OUTPUT 14 "B1_ADDR";
    .port_info 12 /INPUT 16 "B1_DIN";
    .port_info 13 /OUTPUT 1 "B1_VALID";
    .port_info 14 /INPUT 1 "B1_READY";
    .port_info 15 /OUTPUT 14 "B2_ADDR";
    .port_info 16 /INPUT 16 "B2_DIN";
    .port_info 17 /OUTPUT 1 "B2_VALID";
    .port_info 18 /INPUT 1 "B2_READY";
    .port_info 19 /OUTPUT 14 "B3_ADDR";
    .port_info 20 /INPUT 16 "B3_DIN";
    .port_info 21 /OUTPUT 1 "B3_VALID";
    .port_info 22 /INPUT 1 "B3_READY";
    .port_info 23 /OUTPUT 14 "B4_ADDR";
    .port_info 24 /INPUT 16 "B4_DIN";
    .port_info 25 /OUTPUT 1 "B4_VALID";
    .port_info 26 /INPUT 1 "B4_READY";
P_0x55b3eaa36d50 .param/l "ADDRESS_BITS" 0 8 1, +C4<00000000000000000000000000001100>;
P_0x55b3eaa36d90 .param/l "BANK_ADDRESS_BITS" 0 8 1, +C4<00000000000000000000000000001110>;
P_0x55b3eaa36dd0 .param/l "BITS" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x55b3eaa36e10 .param/l "H_BACK_PORCH" 1 8 47, +C4<00000000000000000000000000110000>;
P_0x55b3eaa36e50 .param/l "H_FRONT_PORCH" 1 8 45, +C4<00000000000000000000000000010000>;
P_0x55b3eaa36e90 .param/l "H_PIXELS" 1 8 49, +C4<00000000000000000000001010000000>;
P_0x55b3eaa36ed0 .param/l "H_SYNC_PULSE" 1 8 46, +C4<00000000000000000000000001100000>;
P_0x55b3eaa36f10 .param/l "H_TOTAL_PORCH" 1 8 48, +C4<0000000000000000000000000010100000>;
P_0x55b3eaa36f50 .param/l "V_BACK_PORCH" 1 8 53, +C4<00000000000000000000000000100001>;
P_0x55b3eaa36f90 .param/l "V_DISPLAY_LINES" 1 8 55, +C4<00000000000000000000000111100000>;
P_0x55b3eaa36fd0 .param/l "V_FRONT_PORCH" 1 8 51, +C4<00000000000000000000000000001010>;
P_0x55b3eaa37010 .param/l "V_LINES" 1 8 56, +C4<00000000000000000000000001000001101>;
P_0x55b3eaa37050 .param/l "V_SYNC_PULSE" 1 8 52, +C4<00000000000000000000000000000010>;
P_0x55b3eaa37090 .param/l "V_TOTAL_PORCH" 1 8 54, +C4<0000000000000000000000000000101101>;
L_0x55b3eac19050 .functor AND 1, L_0x55b3eac18d80, L_0x55b3eac18ec0, C4<1>, C4<1>;
L_0x55b3eac192f0 .functor BUFZ 1, L_0x55b3eac19160, C4<0>, C4<0>, C4<0>;
L_0x55b3eac196e0 .functor BUFZ 10, v0x55b3eabe8a00_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x55b3eac197a0 .functor BUFZ 10, v0x55b3eabe9250_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x55b3eac1b930 .functor AND 1, L_0x55b3eac1bcc0, L_0x55b3eac1bf80, C4<1>, C4<1>;
L_0x55b3eac1c490 .functor AND 1, L_0x55b3eac1b930, L_0x55b3eac1c2a0, C4<1>, C4<1>;
L_0x55b3eac1c830 .functor AND 1, L_0x55b3eac1c490, L_0x55b3eac1c630, C4<1>, C4<1>;
L_0x55b3eac1d250 .functor BUFZ 16, v0x55b3eabe87c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabe3ff0_0 .net "ADDRESS", 11 0, L_0x55b3eac1d360;  1 drivers
v0x55b3eabe40f0_0 .net "B1_ADDR", 13 0, L_0x55b3eac198f0;  alias, 1 drivers
v0x55b3eabe41e0_0 .net "B1_DIN", 15 0, L_0x55b3eac15eb0;  alias, 1 drivers
v0x55b3eabe42e0_0 .net "B1_READY", 0 0, L_0x55b3eac16460;  alias, 1 drivers
v0x55b3eabe43b0_0 .net "B1_VALID", 0 0, L_0x55b3eac19960;  alias, 1 drivers
v0x55b3eabe4450_0 .net "B2_ADDR", 13 0, L_0x55b3eac19a60;  alias, 1 drivers
v0x55b3eabe4520_0 .net "B2_DIN", 15 0, L_0x55b3eac15f20;  alias, 1 drivers
v0x55b3eabe45f0_0 .net "B2_READY", 0 0, L_0x55b3eac166a0;  alias, 1 drivers
v0x55b3eabe46c0_0 .net "B2_VALID", 0 0, L_0x55b3eac19b60;  alias, 1 drivers
v0x55b3eabe4790_0 .net "B3_ADDR", 13 0, L_0x55b3eac19ca0;  alias, 1 drivers
v0x55b3eabe4860_0 .net "B3_DIN", 15 0, L_0x55b3eac15fe0;  alias, 1 drivers
v0x55b3eabe4930_0 .net "B3_READY", 0 0, L_0x55b3eac16940;  alias, 1 drivers
v0x55b3eabe4a00_0 .net "B3_VALID", 0 0, L_0x55b3eac19da0;  alias, 1 drivers
v0x55b3eabe4ad0_0 .net "B4_ADDR", 13 0, L_0x55b3eac19ef0;  alias, 1 drivers
v0x55b3eabe4ba0_0 .net "B4_DIN", 15 0, L_0x55b3eac160a0;  alias, 1 drivers
v0x55b3eabe4c70_0 .net "B4_READY", 0 0, L_0x55b3eac16c10;  alias, 1 drivers
v0x55b3eabe4d40_0 .net "B4_VALID", 0 0, L_0x55b3eac1a020;  alias, 1 drivers
v0x55b3eabe4e10_0 .net "BB", 3 0, L_0x55b3eac1cfe0;  1 drivers
v0x55b3eabe4eb0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabe4f50_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabe4ff0_0 .net "DATA_OUT", 15 0, L_0x55b3eac1d250;  alias, 1 drivers
v0x55b3eabe5090_0 .net "DE", 0 0, L_0x55b3eac1c830;  1 drivers
v0x55b3eabe5130_0 .net "GG", 3 0, L_0x55b3eac1cd70;  1 drivers
v0x55b3eabe51d0_0 .net "HS", 0 0, L_0x55b3eac18760;  1 drivers
v0x55b3eabe5270_0 .net "H_tick", 0 0, L_0x55b3eac19550;  1 drivers
v0x55b3eabe5340_0 .net "RR", 3 0, L_0x55b3eac1c9e0;  1 drivers
v0x55b3eabe53e0_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabe5480_0 .net "VS", 0 0, L_0x55b3eac18bb0;  1 drivers
v0x55b3eabe5540_0 .net "V_tick", 0 0, L_0x55b3eac192f0;  1 drivers
v0x55b3eabe5610_0 .net "WR", 0 0, v0x55b3eabf7750_0;  1 drivers
v0x55b3eabe56b0_0 .var "WR_pal", 0 0;
v0x55b3eabe5780_0 .var "WR_sprite", 0 0;
v0x55b3eabe5850_0 .net *"_ivl_0", 31 0, L_0x55b3eac184d0;  1 drivers
L_0x7f3df8494648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe58f0_0 .net/2u *"_ivl_10", 0 0, L_0x7f3df8494648;  1 drivers
L_0x7f3df8494c30 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe59d0_0 .net/2u *"_ivl_100", 31 0, L_0x7f3df8494c30;  1 drivers
v0x55b3eabe5ab0_0 .net *"_ivl_102", 0 0, L_0x55b3eac1c630;  1 drivers
v0x55b3eabe5b70_0 .net *"_ivl_107", 3 0, L_0x55b3eac1c940;  1 drivers
L_0x7f3df8494c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe5c50_0 .net/2u *"_ivl_108", 3 0, L_0x7f3df8494c78;  1 drivers
v0x55b3eabe5d30_0 .net *"_ivl_113", 3 0, L_0x55b3eac1cc40;  1 drivers
L_0x7f3df8494cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe5e10_0 .net/2u *"_ivl_114", 3 0, L_0x7f3df8494cc0;  1 drivers
v0x55b3eabe5ef0_0 .net *"_ivl_119", 3 0, L_0x55b3eac1cf40;  1 drivers
L_0x7f3df8494d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe5fd0_0 .net/2u *"_ivl_120", 3 0, L_0x7f3df8494d08;  1 drivers
v0x55b3eabe60b0_0 .net *"_ivl_14", 34 0, L_0x55b3eac18920;  1 drivers
L_0x7f3df8494690 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6190_0 .net *"_ivl_17", 24 0, L_0x7f3df8494690;  1 drivers
L_0x7f3df84946d8 .functor BUFT 1, C4<00000000000000000000000001000001011>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6270_0 .net/2u *"_ivl_18", 34 0, L_0x7f3df84946d8;  1 drivers
v0x55b3eabe6350_0 .net *"_ivl_20", 0 0, L_0x55b3eac18a40;  1 drivers
L_0x7f3df8494720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6410_0 .net/2u *"_ivl_22", 0 0, L_0x7f3df8494720;  1 drivers
L_0x7f3df8494768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe64f0_0 .net/2u *"_ivl_24", 0 0, L_0x7f3df8494768;  1 drivers
L_0x7f3df84947b0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe65d0_0 .net/2u *"_ivl_28", 9 0, L_0x7f3df84947b0;  1 drivers
L_0x7f3df8494570 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe66b0_0 .net *"_ivl_3", 21 0, L_0x7f3df8494570;  1 drivers
v0x55b3eabe6790_0 .net *"_ivl_30", 0 0, L_0x55b3eac18d80;  1 drivers
L_0x7f3df84947f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6850_0 .net/2u *"_ivl_32", 9 0, L_0x7f3df84947f8;  1 drivers
v0x55b3eabe6930_0 .net *"_ivl_34", 0 0, L_0x55b3eac18ec0;  1 drivers
v0x55b3eabe69f0_0 .net *"_ivl_37", 0 0, L_0x55b3eac19050;  1 drivers
L_0x7f3df8494840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6ab0_0 .net/2u *"_ivl_38", 0 0, L_0x7f3df8494840;  1 drivers
L_0x7f3df84945b8 .functor BUFT 1, C4<00000000000000000000001011000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6b90_0 .net/2u *"_ivl_4", 31 0, L_0x7f3df84945b8;  1 drivers
L_0x7f3df8494888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6c70_0 .net/2u *"_ivl_40", 0 0, L_0x7f3df8494888;  1 drivers
L_0x7f3df84948d0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6d50_0 .net/2u *"_ivl_46", 9 0, L_0x7f3df84948d0;  1 drivers
v0x55b3eabe6e30_0 .net *"_ivl_48", 0 0, L_0x55b3eac19400;  1 drivers
L_0x7f3df8494918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6ef0_0 .net/2u *"_ivl_50", 0 0, L_0x7f3df8494918;  1 drivers
L_0x7f3df8494960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe6fd0_0 .net/2u *"_ivl_52", 0 0, L_0x7f3df8494960;  1 drivers
v0x55b3eabe70b0_0 .net *"_ivl_6", 0 0, L_0x55b3eac185f0;  1 drivers
v0x55b3eabe7170_0 .net *"_ivl_68", 31 0, L_0x55b3eac1bbd0;  1 drivers
L_0x7f3df8494a38 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7250_0 .net *"_ivl_71", 21 0, L_0x7f3df8494a38;  1 drivers
L_0x7f3df8494a80 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7330_0 .net/2u *"_ivl_72", 31 0, L_0x7f3df8494a80;  1 drivers
v0x55b3eabe7820_0 .net *"_ivl_74", 0 0, L_0x55b3eac1bcc0;  1 drivers
v0x55b3eabe78e0_0 .net *"_ivl_76", 31 0, L_0x55b3eac1be90;  1 drivers
L_0x7f3df8494ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe79c0_0 .net *"_ivl_79", 21 0, L_0x7f3df8494ac8;  1 drivers
L_0x7f3df8494600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7aa0_0 .net/2u *"_ivl_8", 0 0, L_0x7f3df8494600;  1 drivers
L_0x7f3df8494b10 .functor BUFT 1, C4<00000000000000000000001011010000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7b80_0 .net/2u *"_ivl_80", 31 0, L_0x7f3df8494b10;  1 drivers
v0x55b3eabe7c60_0 .net *"_ivl_82", 0 0, L_0x55b3eac1bf80;  1 drivers
v0x55b3eabe7d20_0 .net *"_ivl_85", 0 0, L_0x55b3eac1b930;  1 drivers
v0x55b3eabe7de0_0 .net *"_ivl_86", 31 0, L_0x55b3eac1c200;  1 drivers
L_0x7f3df8494b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7ec0_0 .net *"_ivl_89", 21 0, L_0x7f3df8494b58;  1 drivers
L_0x7f3df8494ba0 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe7fa0_0 .net/2u *"_ivl_90", 31 0, L_0x7f3df8494ba0;  1 drivers
v0x55b3eabe8080_0 .net *"_ivl_92", 0 0, L_0x55b3eac1c2a0;  1 drivers
v0x55b3eabe8140_0 .net *"_ivl_95", 0 0, L_0x55b3eac1c490;  1 drivers
v0x55b3eabe8200_0 .net *"_ivl_96", 31 0, L_0x55b3eac1c0c0;  1 drivers
L_0x7f3df8494be8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe82e0_0 .net *"_ivl_99", 21 0, L_0x7f3df8494be8;  1 drivers
o0x7f3df84de908 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b3eabe83c0_0 .net "bg_memory_address", 15 0, o0x7f3df84de908;  0 drivers
o0x7f3df84de938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b3eabe84b0_0 .net "bg_memory_data", 15 0, o0x7f3df84de938;  0 drivers
o0x7f3df84de968 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b3eabe8580_0 .net "bg_rready", 0 0, o0x7f3df84de968;  0 drivers
o0x7f3df84de998 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b3eabe8650_0 .net "bg_rvalid", 0 0, o0x7f3df84de998;  0 drivers
v0x55b3eabe86f0_0 .net "color", 11 0, v0x55b3eabda720_0;  1 drivers
v0x55b3eabe87c0_0 .var "dout_r", 15 0;
v0x55b3eabe8860_0 .var "frameCount", 5 0;
v0x55b3eabe8940_0 .net "frameTick", 0 0, L_0x55b3eac19160;  1 drivers
v0x55b3eabe8a00_0 .var "hcount", 9 0;
o0x7f3df84de9c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b3eabe8ae0_0 .net "ov_memory_address", 15 0, o0x7f3df84de9c8;  0 drivers
o0x7f3df84de9f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b3eabe8bd0_0 .net "ov_memory_data", 15 0, o0x7f3df84de9f8;  0 drivers
o0x7f3df84dea28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b3eabe8ca0_0 .net "ov_rready", 0 0, o0x7f3df84dea28;  0 drivers
o0x7f3df84dea58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b3eabe8d70_0 .net "ov_rvalid", 0 0, o0x7f3df84dea58;  0 drivers
v0x55b3eabe8e40_0 .net "spcon_color_index", 7 0, L_0x55b3eac1b000;  1 drivers
v0x55b3eabe8ee0_0 .net "spcon_memory_address", 15 0, L_0x55b3eac1b730;  1 drivers
v0x55b3eabe8f80_0 .net "spcon_memory_data", 15 0, L_0x55b3eac19880;  1 drivers
v0x55b3eabe9070_0 .net "spcon_rready", 0 0, L_0x55b3eac19810;  1 drivers
v0x55b3eabe9160_0 .net "spcon_rvalid", 0 0, L_0x55b3eac1b6c0;  1 drivers
v0x55b3eabe9250_0 .var "vcount", 9 0;
v0x55b3eabe9330_0 .net "x", 9 0, L_0x55b3eac196e0;  1 drivers
v0x55b3eabe93f0_0 .net "y", 9 0, L_0x55b3eac197a0;  1 drivers
E_0x55b3ea94ff80 .event anyedge, v0x55b3eabe3ff0_0, v0x55b3eabe8860_0, v0x55b3eabe5610_0;
L_0x55b3eac184d0 .concat [ 10 22 0 0], v0x55b3eabe8a00_0, L_0x7f3df8494570;
L_0x55b3eac185f0 .cmp/ge 32, L_0x55b3eac184d0, L_0x7f3df84945b8;
L_0x55b3eac18760 .functor MUXZ 1, L_0x7f3df8494648, L_0x7f3df8494600, L_0x55b3eac185f0, C4<>;
L_0x55b3eac18920 .concat [ 10 25 0 0], v0x55b3eabe9250_0, L_0x7f3df8494690;
L_0x55b3eac18a40 .cmp/ge 35, L_0x55b3eac18920, L_0x7f3df84946d8;
L_0x55b3eac18bb0 .functor MUXZ 1, L_0x7f3df8494768, L_0x7f3df8494720, L_0x55b3eac18a40, C4<>;
L_0x55b3eac18d80 .cmp/eq 10, v0x55b3eabe8a00_0, L_0x7f3df84947b0;
L_0x55b3eac18ec0 .cmp/eq 10, v0x55b3eabe9250_0, L_0x7f3df84947f8;
L_0x55b3eac19160 .functor MUXZ 1, L_0x7f3df8494888, L_0x7f3df8494840, L_0x55b3eac19050, C4<>;
L_0x55b3eac19400 .cmp/eq 10, v0x55b3eabe8a00_0, L_0x7f3df84948d0;
L_0x55b3eac19550 .functor MUXZ 1, L_0x7f3df8494960, L_0x7f3df8494918, L_0x55b3eac19400, C4<>;
L_0x55b3eac1b890 .part L_0x55b3eac1d360, 0, 10;
L_0x55b3eac1ba10 .part L_0x55b3eac1d360, 0, 8;
L_0x55b3eac1bab0 .part v0x55b3eabfedf0_0, 0, 12;
L_0x55b3eac1bbd0 .concat [ 10 22 0 0], v0x55b3eabe8a00_0, L_0x7f3df8494a38;
L_0x55b3eac1bcc0 .cmp/ge 32, L_0x55b3eac1bbd0, L_0x7f3df8494a80;
L_0x55b3eac1be90 .concat [ 10 22 0 0], v0x55b3eabe8a00_0, L_0x7f3df8494ac8;
L_0x55b3eac1bf80 .cmp/gt 32, L_0x7f3df8494b10, L_0x55b3eac1be90;
L_0x55b3eac1c200 .concat [ 10 22 0 0], v0x55b3eabe9250_0, L_0x7f3df8494b58;
L_0x55b3eac1c2a0 .cmp/ge 32, L_0x55b3eac1c200, L_0x7f3df8494ba0;
L_0x55b3eac1c0c0 .concat [ 10 22 0 0], v0x55b3eabe9250_0, L_0x7f3df8494be8;
L_0x55b3eac1c630 .cmp/gt 32, L_0x7f3df8494c30, L_0x55b3eac1c0c0;
L_0x55b3eac1c940 .part v0x55b3eabda720_0, 8, 4;
L_0x55b3eac1c9e0 .functor MUXZ 4, L_0x7f3df8494c78, L_0x55b3eac1c940, L_0x55b3eac1c830, C4<>;
L_0x55b3eac1cc40 .part v0x55b3eabda720_0, 4, 4;
L_0x55b3eac1cd70 .functor MUXZ 4, L_0x7f3df8494cc0, L_0x55b3eac1cc40, L_0x55b3eac1c830, C4<>;
L_0x55b3eac1cf40 .part v0x55b3eabda720_0, 0, 4;
L_0x55b3eac1cfe0 .functor MUXZ 4, L_0x7f3df8494d08, L_0x55b3eac1cf40, L_0x55b3eac1c830, C4<>;
S_0x55b3ea94ffe0 .scope module, "arb0" "gfx_memory_arbiter" 8 104, 9 1 0, S_0x55b3eaba5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "sprite_memory_address";
    .port_info 1 /OUTPUT 16 "sprite_memory_data";
    .port_info 2 /INPUT 1 "sprite_rvalid";
    .port_info 3 /OUTPUT 1 "sprite_rready";
    .port_info 4 /INPUT 16 "bg_memory_address";
    .port_info 5 /OUTPUT 16 "bg_memory_data";
    .port_info 6 /INPUT 1 "bg_rvalid";
    .port_info 7 /OUTPUT 1 "bg_rready";
    .port_info 8 /INPUT 16 "ov_memory_address";
    .port_info 9 /OUTPUT 16 "ov_memory_data";
    .port_info 10 /INPUT 1 "ov_rvalid";
    .port_info 11 /OUTPUT 1 "ov_rready";
    .port_info 12 /OUTPUT 14 "B1_ADDR";
    .port_info 13 /INPUT 16 "B1_DOUT";
    .port_info 14 /OUTPUT 1 "B1_VALID";
    .port_info 15 /INPUT 1 "B1_READY";
    .port_info 16 /OUTPUT 14 "B2_ADDR";
    .port_info 17 /INPUT 16 "B2_DOUT";
    .port_info 18 /OUTPUT 1 "B2_VALID";
    .port_info 19 /INPUT 1 "B2_READY";
    .port_info 20 /OUTPUT 14 "B3_ADDR";
    .port_info 21 /INPUT 16 "B3_DOUT";
    .port_info 22 /OUTPUT 1 "B3_VALID";
    .port_info 23 /INPUT 1 "B3_READY";
    .port_info 24 /OUTPUT 14 "B4_ADDR";
    .port_info 25 /INPUT 16 "B4_DOUT";
    .port_info 26 /OUTPUT 1 "B4_VALID";
    .port_info 27 /INPUT 1 "B4_READY";
L_0x55b3eac19810 .functor BUFZ 1, v0x55b3eabd9740_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac19880 .functor BUFZ 16, v0x55b3eabd95a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac198f0 .functor BUFZ 14, v0x55b3eaa40ae0_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
L_0x55b3eac19960 .functor BUFZ 1, v0x55b3eaa40cd0_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac19a60 .functor BUFZ 14, v0x55b3ea9f1700_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
L_0x55b3eac19b60 .functor BUFZ 1, v0x55b3ea9f17e0_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac19ca0 .functor BUFZ 14, v0x55b3ea9f18a0_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
L_0x55b3eac19da0 .functor BUFZ 1, v0x55b3ea9f1980_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac19ef0 .functor BUFZ 14, v0x55b3ea9f1a40_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
L_0x55b3eac1a020 .functor BUFZ 1, v0x55b3ea9f1b20_0, C4<0>, C4<0>, C4<0>;
v0x55b3ea9e9780_0 .net "B1_ADDR", 13 0, L_0x55b3eac198f0;  alias, 1 drivers
v0x55b3eaab8c60_0 .net "B1_DOUT", 15 0, L_0x55b3eac15eb0;  alias, 1 drivers
v0x55b3ea9e99c0_0 .net "B1_READY", 0 0, L_0x55b3eac16460;  alias, 1 drivers
v0x55b3eaa7be50_0 .net "B1_VALID", 0 0, L_0x55b3eac19960;  alias, 1 drivers
v0x55b3eaa7bef0_0 .net "B2_ADDR", 13 0, L_0x55b3eac19a60;  alias, 1 drivers
v0x55b3eaa7c020_0 .net "B2_DOUT", 15 0, L_0x55b3eac15f20;  alias, 1 drivers
v0x55b3eaa7c100_0 .net "B2_READY", 0 0, L_0x55b3eac166a0;  alias, 1 drivers
v0x55b3eaa7c1c0_0 .net "B2_VALID", 0 0, L_0x55b3eac19b60;  alias, 1 drivers
v0x55b3eaa39c70_0 .net "B3_ADDR", 13 0, L_0x55b3eac19ca0;  alias, 1 drivers
v0x55b3eaa39d50_0 .net "B3_DOUT", 15 0, L_0x55b3eac15fe0;  alias, 1 drivers
v0x55b3eaa39e30_0 .net "B3_READY", 0 0, L_0x55b3eac16940;  alias, 1 drivers
v0x55b3eaa39ef0_0 .net "B3_VALID", 0 0, L_0x55b3eac19da0;  alias, 1 drivers
v0x55b3eaa39fb0_0 .net "B4_ADDR", 13 0, L_0x55b3eac19ef0;  alias, 1 drivers
v0x55b3eaa3a090_0 .net "B4_DOUT", 15 0, L_0x55b3eac160a0;  alias, 1 drivers
v0x55b3eaa40960_0 .net "B4_READY", 0 0, L_0x55b3eac16c10;  alias, 1 drivers
v0x55b3eaa40a20_0 .net "B4_VALID", 0 0, L_0x55b3eac1a020;  alias, 1 drivers
v0x55b3eaa40ae0_0 .var "b1_addr_r", 13 0;
v0x55b3eaa40cd0_0 .var "b1_valid_r", 0 0;
v0x55b3ea9f1700_0 .var "b2_addr_r", 13 0;
v0x55b3ea9f17e0_0 .var "b2_valid_r", 0 0;
v0x55b3ea9f18a0_0 .var "b3_addr_r", 13 0;
v0x55b3ea9f1980_0 .var "b3_valid_r", 0 0;
v0x55b3ea9f1a40_0 .var "b4_addr_r", 13 0;
v0x55b3ea9f1b20_0 .var "b4_valid_r", 0 0;
v0x55b3eabd8bf0_0 .net "bg_memory_address", 15 0, o0x7f3df84de908;  alias, 0 drivers
v0x55b3eabd8c90_0 .net "bg_memory_data", 15 0, o0x7f3df84de938;  alias, 0 drivers
v0x55b3eabd8d30_0 .net "bg_rready", 0 0, o0x7f3df84de968;  alias, 0 drivers
v0x55b3eabd8dd0_0 .net "bg_rvalid", 0 0, o0x7f3df84de998;  alias, 0 drivers
v0x55b3eabd8e90_0 .net "ov_memory_address", 15 0, o0x7f3df84de9c8;  alias, 0 drivers
v0x55b3eabd8f70_0 .net "ov_memory_data", 15 0, o0x7f3df84de9f8;  alias, 0 drivers
v0x55b3eabd9050_0 .net "ov_rready", 0 0, o0x7f3df84dea28;  alias, 0 drivers
v0x55b3eabd9110_0 .net "ov_rvalid", 0 0, o0x7f3df84dea58;  alias, 0 drivers
v0x55b3eabd91d0_0 .net "sprite_memory_address", 15 0, L_0x55b3eac1b730;  alias, 1 drivers
v0x55b3eabd94c0_0 .net "sprite_memory_data", 15 0, L_0x55b3eac19880;  alias, 1 drivers
v0x55b3eabd95a0_0 .var "sprite_memory_data_r", 15 0;
v0x55b3eabd9680_0 .net "sprite_rready", 0 0, L_0x55b3eac19810;  alias, 1 drivers
v0x55b3eabd9740_0 .var "sprite_rready_r", 0 0;
v0x55b3eabd9800_0 .net "sprite_rvalid", 0 0, L_0x55b3eac1b6c0;  alias, 1 drivers
E_0x55b3ea950170/0 .event anyedge, v0x55b3eabd9800_0, v0x55b3eabd91d0_0, v0x55b3ea9e99c0_0, v0x55b3eaab8c60_0;
E_0x55b3ea950170/1 .event anyedge, v0x55b3eaa7c100_0, v0x55b3eaa7c020_0, v0x55b3eaa39e30_0, v0x55b3eaa39d50_0;
E_0x55b3ea950170/2 .event anyedge, v0x55b3eaa40960_0, v0x55b3eaa3a090_0;
E_0x55b3ea950170 .event/or E_0x55b3ea950170/0, E_0x55b3ea950170/1, E_0x55b3ea950170/2;
S_0x55b3eabd9d30 .scope module, "pal0" "bram" 8 171, 10 3 0, S_0x55b3eaba5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 12 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 12 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabd78b0 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55b3eabd78f0 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000001100>;
v0x55b3eabda120_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabda1c0_0 .net "DATA_IN", 11 0, L_0x55b3eac1bab0;  1 drivers
v0x55b3eabda2a0_0 .net "DATA_OUT", 11 0, v0x55b3eabda720_0;  alias, 1 drivers
v0x55b3eabda390 .array "RAM", 0 255, 11 0;
v0x55b3eabda450_0 .net "RD_ADDRESS", 7 0, L_0x55b3eac1b000;  alias, 1 drivers
v0x55b3eabda580_0 .net "WR", 0 0, v0x55b3eabe56b0_0;  1 drivers
v0x55b3eabda640_0 .net "WR_ADDRESS", 7 0, L_0x55b3eac1ba10;  1 drivers
v0x55b3eabda720_0 .var "dout", 11 0;
S_0x55b3eabda900 .scope module, "spcon0" "sprite_controller" 8 145, 11 9 0, S_0x55b3eaba5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 10 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 1 "V_tick";
    .port_info 6 /INPUT 1 "H_tick";
    .port_info 7 /INPUT 10 "display_x";
    .port_info 8 /INPUT 10 "display_y";
    .port_info 9 /INPUT 1 "re";
    .port_info 10 /OUTPUT 8 "color_index";
    .port_info 11 /OUTPUT 16 "memory_address";
    .port_info 12 /INPUT 16 "memory_data";
    .port_info 13 /OUTPUT 1 "rvalid";
    .port_info 14 /INPUT 1 "rready";
P_0x55b3eabdaae0 .param/l "r_begin" 1 11 217, C4<0001>;
P_0x55b3eabdab20 .param/l "r_blit_0" 1 11 221, C4<0101>;
P_0x55b3eabdab60 .param/l "r_blit_1" 1 11 222, C4<0110>;
P_0x55b3eabdaba0 .param/l "r_blit_2" 1 11 223, C4<0111>;
P_0x55b3eabdabe0 .param/l "r_blit_3" 1 11 224, C4<1000>;
P_0x55b3eabdac20 .param/l "r_finish" 1 11 225, C4<1001>;
P_0x55b3eabdac60 .param/l "r_idle" 1 11 216, C4<0000>;
P_0x55b3eabdaca0 .param/l "r_load_mem_addr" 1 11 219, C4<0011>;
P_0x55b3eabdace0 .param/l "r_load_sprite_regs" 1 11 218, C4<0010>;
P_0x55b3eabdad20 .param/l "r_wait_mem_0" 1 11 220, C4<0100>;
L_0x55b3eac1a330 .functor BUFZ 16, v0x55b3eabfedf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac1a4b0 .functor BUFZ 16, v0x55b3eabfedf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac1a890 .functor BUFZ 16, v0x55b3eabfedf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac1abc0 .functor BUFZ 16, v0x55b3eabfedf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac1b000 .functor BUFZ 8, L_0x55b3eac1ad90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b3eac1b0c0 .functor BUFZ 8, v0x55b3eabe1460_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b3eac1b1c0 .functor BUFZ 8, v0x55b3eabe1460_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b3eac1b2d0 .functor BUFZ 8, v0x55b3eabe1460_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b3eac1b3e0 .functor BUFZ 8, v0x55b3eabe1460_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b3eac1b6c0 .functor BUFZ 1, v0x55b3eabe2a80_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabe00b0_0 .net "ADDRESS", 9 0, L_0x55b3eac1b890;  1 drivers
v0x55b3eabe01b0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabe0270_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabe0360_0 .net "H_tick", 0 0, L_0x55b3eac19550;  alias, 1 drivers
v0x55b3eabe0400_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabe04f0_0 .net "V_tick", 0 0, L_0x55b3eac192f0;  alias, 1 drivers
v0x55b3eabe05b0_0 .net "WR", 0 0, v0x55b3eabe5780_0;  1 drivers
v0x55b3eabe0670_0 .net *"_ivl_18", 7 0, L_0x55b3eac1ad90;  1 drivers
v0x55b3eabe0750_0 .net *"_ivl_20", 2 0, L_0x55b3eac1ae70;  1 drivers
L_0x7f3df84949a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe0830_0 .net *"_ivl_23", 1 0, L_0x7f3df84949a8;  1 drivers
v0x55b3eabe0910_0 .net *"_ivl_35", 5 0, L_0x55b3eac1b530;  1 drivers
v0x55b3eabe09f0_0 .var "active_buffer", 0 0;
v0x55b3eabe0ab0_0 .var "active_buffer_next", 0 0;
v0x55b3eabe0b70_0 .var "aram_WR", 0 0;
v0x55b3eabe0c10_0 .net "aram_in", 15 0, L_0x55b3eac1abc0;  1 drivers
v0x55b3eabe0cb0_0 .net "aram_out", 15 0, L_0x55b3eac1ac30;  1 drivers
v0x55b3eabe0d80_0 .net "aram_rd_addr", 7 0, L_0x55b3eac1b3e0;  1 drivers
v0x55b3eabe0f60_0 .net "aram_wr_addr", 7 0, L_0x55b3eac1aa10;  1 drivers
v0x55b3eabe1030_0 .net "color_index", 7 0, L_0x55b3eac1b000;  alias, 1 drivers
v0x55b3eabe1100_0 .var "cur_sprite_data", 15 0;
v0x55b3eabe11c0_0 .var "cur_sprite_data_next", 15 0;
v0x55b3eabe12a0_0 .var "cur_sprite_palette", 3 0;
v0x55b3eabe1380_0 .var "cur_sprite_palette_next", 3 0;
v0x55b3eabe1460_0 .var "cur_sprite_r", 7 0;
v0x55b3eabe1540_0 .var "cur_sprite_r_next", 7 0;
v0x55b3eabe1620_0 .net "cur_sprite_u", 5 0, L_0x55b3eac1b620;  1 drivers
v0x55b3eabe1700_0 .var "cur_sprite_v", 7 0;
v0x55b3eabe17e0_0 .var "cur_sprite_v_next", 7 0;
v0x55b3eabe18c0_0 .var "cur_sprite_x", 9 0;
v0x55b3eabe19a0_0 .var "cur_sprite_x_count", 5 0;
v0x55b3eabe1a80_0 .var "cur_sprite_x_count_next", 5 0;
v0x55b3eabe1b60_0 .var "cur_sprite_x_next", 9 0;
v0x55b3eabe1c40_0 .net "display_buffer", 0 0, L_0x55b3eac1acf0;  1 drivers
v0x55b3eabe1f10_0 .net "display_x", 9 0, L_0x55b3eac196e0;  alias, 1 drivers
v0x55b3eabe1ff0_0 .net "display_y", 9 0, L_0x55b3eac197a0;  alias, 1 drivers
v0x55b3eabe20d0_0 .var "hram_WR", 0 0;
v0x55b3eabe21a0_0 .net "hram_in", 15 0, L_0x55b3eac1a890;  1 drivers
v0x55b3eabe2270_0 .net "hram_out", 15 0, L_0x55b3eac1a950;  1 drivers
v0x55b3eabe2340_0 .net "hram_rd_addr", 7 0, L_0x55b3eac1b2d0;  1 drivers
v0x55b3eabe2410_0 .net "hram_wr_addr", 7 0, L_0x55b3eac1a7a0;  1 drivers
v0x55b3eabe24e0_0 .net "memory_address", 15 0, L_0x55b3eac1b730;  alias, 1 drivers
v0x55b3eabe25b0_0 .net "memory_data", 15 0, L_0x55b3eac19880;  alias, 1 drivers
v0x55b3eabe2680_0 .var "r_state", 3 0;
v0x55b3eabe2740_0 .var "r_state_next", 3 0;
L_0x7f3df84949f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabe2820_0 .net "re", 0 0, L_0x7f3df84949f0;  1 drivers
v0x55b3eabe28e0_0 .net "rready", 0 0, L_0x55b3eac19810;  alias, 1 drivers
v0x55b3eabe29b0_0 .net "rvalid", 0 0, L_0x55b3eac1b6c0;  alias, 1 drivers
v0x55b3eabe2a80_0 .var "rvalid_r", 0 0;
v0x55b3eabe2b20 .array "scanline_rd_addr", 0 1, 9 0;
v0x55b3eabe2c40 .array "scanline_rd_data", 0 1;
v0x55b3eabe2c40_0 .net v0x55b3eabe2c40 0, 7 0, L_0x55b3eac1a1b0; 1 drivers
v0x55b3eabe2c40_1 .net v0x55b3eabe2c40 1, 7 0, L_0x55b3eac1a220; 1 drivers
v0x55b3eabe2d40 .array "scanline_wr", 0 1, 0 0;
v0x55b3eabe2e40 .array "scanline_wr_addr", 0 1, 9 0;
v0x55b3eabe2f40 .array "scanline_wr_data", 0 1, 7 0;
v0x55b3eabe3040_0 .var "sprite_addr_r", 17 0;
v0x55b3eabe30e0_0 .var "sprite_addr_r_next", 17 0;
v0x55b3eabe31a0_0 .var "xram_WR", 0 0;
v0x55b3eabe3270_0 .net "xram_in", 15 0, L_0x55b3eac1a330;  1 drivers
v0x55b3eabe3340_0 .net "xram_out", 15 0, L_0x55b3eac1a3a0;  1 drivers
v0x55b3eabe3410_0 .net "xram_rd_addr", 7 0, L_0x55b3eac1b0c0;  1 drivers
v0x55b3eabe34e0_0 .net "xram_wr_addr", 7 0, L_0x55b3eac1a290;  1 drivers
v0x55b3eabe35b0_0 .var "yram_WR", 0 0;
v0x55b3eabe3680_0 .net "yram_in", 15 0, L_0x55b3eac1a4b0;  1 drivers
v0x55b3eabe3750_0 .net "yram_out", 15 0, v0x55b3eabdfed0_0;  1 drivers
v0x55b3eabe3820_0 .net "yram_rd_addr", 7 0, L_0x55b3eac1b1c0;  1 drivers
v0x55b3eabe38f0_0 .net "yram_wr_addr", 7 0, L_0x55b3eac1a410;  1 drivers
E_0x55b3eabda040 .event anyedge, v0x55b3eabe09f0_0, v0x55b3eabe1f10_0, v0x55b3eabe1c40_0;
E_0x55b3eabdb1f0/0 .event anyedge, v0x55b3eabe2680_0, v0x55b3eabe09f0_0, v0x55b3eabe1460_0, v0x55b3eabe3040_0;
E_0x55b3eabdb1f0/1 .event anyedge, v0x55b3eabe18c0_0, v0x55b3eabe1c40_0, v0x55b3eabe1f10_0, v0x55b3eabe1700_0;
E_0x55b3eabdb1f0/2 .event anyedge, v0x55b3eabe19a0_0, v0x55b3eabe12a0_0, v0x55b3eabe1100_0, v0x55b3eabe0360_0;
E_0x55b3eabdb1f0/3 .event anyedge, v0x55b3eabdef00_0, v0x55b3eabdfa50_0, v0x55b3eabe1ff0_0, v0x55b3eabdc570_0;
E_0x55b3eabdb1f0/4 .event anyedge, v0x55b3eabe1620_0, v0x55b3eabdb950_0, v0x55b3eabd9680_0, v0x55b3eabd94c0_0;
E_0x55b3eabdb1f0 .event/or E_0x55b3eabdb1f0/0, E_0x55b3eabdb1f0/1, E_0x55b3eabdb1f0/2, E_0x55b3eabdb1f0/3, E_0x55b3eabdb1f0/4;
E_0x55b3eabdb2e0 .event anyedge, v0x55b3eabe00b0_0, v0x55b3eabe05b0_0;
L_0x55b3eac1a290 .part L_0x55b3eac1b890, 0, 8;
L_0x55b3eac1a410 .part L_0x55b3eac1b890, 0, 8;
L_0x55b3eac1a7a0 .part L_0x55b3eac1b890, 0, 8;
L_0x55b3eac1aa10 .part L_0x55b3eac1b890, 0, 8;
L_0x55b3eac1acf0 .reduce/nor v0x55b3eabe09f0_0;
L_0x55b3eac1ad90 .array/port v0x55b3eabe2c40, L_0x55b3eac1ae70;
L_0x55b3eac1ae70 .concat [ 1 2 0 0], L_0x55b3eac1acf0, L_0x7f3df84949a8;
L_0x55b3eac1b530 .part v0x55b3eabdfed0_0, 10, 6;
L_0x55b3eac1b620 .arith/sub 6, L_0x55b3eac1b530, v0x55b3eabe19a0_0;
L_0x55b3eac1b730 .part v0x55b3eabe3040_0, 2, 16;
S_0x55b3eabdb340 .scope module, "aram" "bram" 11 148, 10 3 0, S_0x55b3eabda900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabd9f30 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55b3eabd9f70 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac1ac30 .functor BUFZ 16, v0x55b3eabdbd80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabdb7b0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabdb870_0 .net "DATA_IN", 15 0, L_0x55b3eac1abc0;  alias, 1 drivers
v0x55b3eabdb950_0 .net "DATA_OUT", 15 0, L_0x55b3eac1ac30;  alias, 1 drivers
v0x55b3eabdba40 .array "RAM", 0 255, 15 0;
v0x55b3eabdbb00_0 .net "RD_ADDRESS", 7 0, L_0x55b3eac1b3e0;  alias, 1 drivers
v0x55b3eabdbbe0_0 .net "WR", 0 0, v0x55b3eabe0b70_0;  1 drivers
v0x55b3eabdbca0_0 .net "WR_ADDRESS", 7 0, L_0x55b3eac1aa10;  alias, 1 drivers
v0x55b3eabdbd80_0 .var "dout", 15 0;
S_0x55b3eabdbf60 .scope module, "hram" "bram" 11 120, 10 3 0, S_0x55b3eabda900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabdc160 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55b3eabdc1a0 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac1a950 .functor BUFZ 16, v0x55b3eabdc9f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabdc3f0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabdc490_0 .net "DATA_IN", 15 0, L_0x55b3eac1a890;  alias, 1 drivers
v0x55b3eabdc570_0 .net "DATA_OUT", 15 0, L_0x55b3eac1a950;  alias, 1 drivers
v0x55b3eabdc660 .array "RAM", 0 255, 15 0;
v0x55b3eabdc720_0 .net "RD_ADDRESS", 7 0, L_0x55b3eac1b2d0;  alias, 1 drivers
v0x55b3eabdc850_0 .net "WR", 0 0, v0x55b3eabe20d0_0;  1 drivers
v0x55b3eabdc910_0 .net "WR_ADDRESS", 7 0, L_0x55b3eac1a7a0;  alias, 1 drivers
v0x55b3eabdc9f0_0 .var "dout", 15 0;
S_0x55b3eabdcbd0 .scope generate, "scanline_buffers[0]" "scanline_buffers[0]" 11 175, 11 175 0, S_0x55b3eabda900;
 .timescale -9 -12;
P_0x55b3eabdcdd0 .param/l "j" 0 11 175, +C4<00>;
S_0x55b3eabdce90 .scope module, "br_inst" "bram" 11 176, 10 3 0, S_0x55b3eabdcbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabdc240 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001010>;
P_0x55b3eabdc280 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000001000>;
L_0x55b3eac1a1b0 .functor BUFZ 8, v0x55b3eabdd8c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b3eabdd2a0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabe2f40_0 .array/port v0x55b3eabe2f40, 0;
v0x55b3eabdd360_0 .net "DATA_IN", 7 0, v0x55b3eabe2f40_0;  1 drivers
v0x55b3eabdd440_0 .net "DATA_OUT", 7 0, L_0x55b3eac1a1b0;  alias, 1 drivers
v0x55b3eabdd530 .array "RAM", 0 1023, 7 0;
v0x55b3eabe2b20_0 .array/port v0x55b3eabe2b20, 0;
v0x55b3eabdd5f0_0 .net "RD_ADDRESS", 9 0, v0x55b3eabe2b20_0;  1 drivers
v0x55b3eabe2d40_0 .array/port v0x55b3eabe2d40, 0;
v0x55b3eabdd720_0 .net "WR", 0 0, v0x55b3eabe2d40_0;  1 drivers
v0x55b3eabe2e40_0 .array/port v0x55b3eabe2e40, 0;
v0x55b3eabdd7e0_0 .net "WR_ADDRESS", 9 0, v0x55b3eabe2e40_0;  1 drivers
v0x55b3eabdd8c0_0 .var "dout", 7 0;
S_0x55b3eabddaa0 .scope generate, "scanline_buffers[1]" "scanline_buffers[1]" 11 175, 11 175 0, S_0x55b3eabda900;
 .timescale -9 -12;
P_0x55b3eabddca0 .param/l "j" 0 11 175, +C4<01>;
S_0x55b3eabddd80 .scope module, "br_inst" "bram" 11 176, 10 3 0, S_0x55b3eabddaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 10 "RD_ADDRESS";
    .port_info 2 /OUTPUT 8 "DATA_OUT";
    .port_info 3 /INPUT 10 "WR_ADDRESS";
    .port_info 4 /INPUT 8 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabdd0c0 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001010>;
P_0x55b3eabdd100 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000001000>;
L_0x55b3eac1a220 .functor BUFZ 8, v0x55b3eabde780_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b3eabde160_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabe2f40_1 .array/port v0x55b3eabe2f40, 1;
v0x55b3eabde220_0 .net "DATA_IN", 7 0, v0x55b3eabe2f40_1;  1 drivers
v0x55b3eabde300_0 .net "DATA_OUT", 7 0, L_0x55b3eac1a220;  alias, 1 drivers
v0x55b3eabde3f0 .array "RAM", 0 1023, 7 0;
v0x55b3eabe2b20_1 .array/port v0x55b3eabe2b20, 1;
v0x55b3eabde4b0_0 .net "RD_ADDRESS", 9 0, v0x55b3eabe2b20_1;  1 drivers
v0x55b3eabe2d40_1 .array/port v0x55b3eabe2d40, 1;
v0x55b3eabde5e0_0 .net "WR", 0 0, v0x55b3eabe2d40_1;  1 drivers
v0x55b3eabe2e40_1 .array/port v0x55b3eabe2e40, 1;
v0x55b3eabde6a0_0 .net "WR_ADDRESS", 9 0, v0x55b3eabe2e40_1;  1 drivers
v0x55b3eabde780_0 .var "dout", 7 0;
S_0x55b3eabde960 .scope module, "xram" "bram" 11 62, 10 3 0, S_0x55b3eabda900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabddfb0 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55b3eabddff0 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac1a3a0 .functor BUFZ 16, v0x55b3eabdf380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabded60_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabdee20_0 .net "DATA_IN", 15 0, L_0x55b3eac1a330;  alias, 1 drivers
v0x55b3eabdef00_0 .net "DATA_OUT", 15 0, L_0x55b3eac1a3a0;  alias, 1 drivers
v0x55b3eabdeff0 .array "RAM", 0 255, 15 0;
v0x55b3eabdf0b0_0 .net "RD_ADDRESS", 7 0, L_0x55b3eac1b0c0;  alias, 1 drivers
v0x55b3eabdf1e0_0 .net "WR", 0 0, v0x55b3eabe31a0_0;  1 drivers
v0x55b3eabdf2a0_0 .net "WR_ADDRESS", 7 0, L_0x55b3eac1a290;  alias, 1 drivers
v0x55b3eabdf380_0 .var "dout", 15 0;
S_0x55b3eabdf560 .scope module, "yram" "bram" 11 91, 10 3 0, S_0x55b3eabda900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "RD_ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
    .port_info 3 /INPUT 8 "WR_ADDRESS";
    .port_info 4 /INPUT 16 "DATA_IN";
    .port_info 5 /INPUT 1 "WR";
P_0x55b3eabdb590 .param/l "ADDRESS_BITS" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55b3eabdb5d0 .param/l "BITS" 0 10 4, +C4<00000000000000000000000000010000>;
v0x55b3eabdf8b0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabdf970_0 .net "DATA_IN", 15 0, L_0x55b3eac1a4b0;  alias, 1 drivers
v0x55b3eabdfa50_0 .net "DATA_OUT", 15 0, v0x55b3eabdfed0_0;  alias, 1 drivers
v0x55b3eabdfb40 .array "RAM", 0 255, 15 0;
v0x55b3eabdfc00_0 .net "RD_ADDRESS", 7 0, L_0x55b3eac1b1c0;  alias, 1 drivers
v0x55b3eabdfd30_0 .net "WR", 0 0, v0x55b3eabe35b0_0;  1 drivers
v0x55b3eabdfdf0_0 .net "WR_ADDRESS", 7 0, L_0x55b3eac1a410;  alias, 1 drivers
v0x55b3eabdfed0_0 .var "dout", 15 0;
S_0x55b3eabe98b0 .scope module, "led0" "pwm_led" 5 269, 12 1 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 3 "PINS";
P_0x55b3eabe9a90 .param/l "ADDRESS_BITS" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x55b3eabe9ad0 .param/l "BITS" 0 12 2, +C4<00000000000000000000000000010000>;
P_0x55b3eabe9b10 .param/l "CLK_FREQ" 0 12 2, +C4<00000000100110001001011010000000>;
L_0x55b3eac18060 .functor BUFZ 1, L_0x55b3eac17810, C4<0>, C4<0>, C4<0>;
L_0x55b3eac18120 .functor BUFZ 1, L_0x55b3eac17ac0, C4<0>, C4<0>, C4<0>;
L_0x55b3eac18320 .functor BUFZ 1, L_0x55b3eac17e90, C4<0>, C4<0>, C4<0>;
v0x55b3eabe9e30_0 .net "ADDRESS", 7 0, L_0x55b3eac18430;  1 drivers
v0x55b3eabe9f30_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabe9ff0_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabea0c0_0 .net "DATA_OUT", 15 0, L_0x7f3df8494330;  alias, 1 drivers
v0x55b3eabea180_0 .net "PINS", 2 0, L_0x55b3eac181e0;  1 drivers
v0x55b3eabea260_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabea300_0 .net "WR", 0 0, v0x55b3eabf7ba0_0;  1 drivers
v0x55b3eabea3c0_0 .net *"_ivl_10", 0 0, L_0x55b3eac179d0;  1 drivers
L_0x7f3df8494408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabea480_0 .net/2u *"_ivl_12", 0 0, L_0x7f3df8494408;  1 drivers
L_0x7f3df8494450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabea5f0_0 .net/2u *"_ivl_14", 0 0, L_0x7f3df8494450;  1 drivers
v0x55b3eabea6d0_0 .net *"_ivl_18", 0 0, L_0x55b3eac17cb0;  1 drivers
v0x55b3eabea790_0 .net *"_ivl_2", 0 0, L_0x55b3eac176b0;  1 drivers
L_0x7f3df8494498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabea850_0 .net/2u *"_ivl_20", 0 0, L_0x7f3df8494498;  1 drivers
L_0x7f3df84944e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabea930_0 .net/2u *"_ivl_22", 0 0, L_0x7f3df84944e0;  1 drivers
v0x55b3eabeaa10_0 .net *"_ivl_29", 0 0, L_0x55b3eac18060;  1 drivers
v0x55b3eabeaaf0_0 .net *"_ivl_33", 0 0, L_0x55b3eac18120;  1 drivers
v0x55b3eabeabd0_0 .net *"_ivl_38", 0 0, L_0x55b3eac18320;  1 drivers
L_0x7f3df8494378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b3eabeacb0_0 .net/2u *"_ivl_4", 0 0, L_0x7f3df8494378;  1 drivers
L_0x7f3df84943c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b3eabead90_0 .net/2u *"_ivl_6", 0 0, L_0x7f3df84943c0;  1 drivers
v0x55b3eabeae70_0 .var "blue_reg", 15 0;
v0x55b3eabeaf50_0 .var "blue_reg_next", 15 0;
v0x55b3eabeb030_0 .var "green_reg", 15 0;
v0x55b3eabeb110_0 .var "green_reg_next", 15 0;
v0x55b3eabeb1f0_0 .net "pwm_b", 0 0, L_0x55b3eac17e90;  1 drivers
v0x55b3eabeb2b0_0 .var "pwm_ctr", 15 0;
v0x55b3eabeb390_0 .net "pwm_g", 0 0, L_0x55b3eac17ac0;  1 drivers
v0x55b3eabeb450_0 .net "pwm_r", 0 0, L_0x55b3eac17810;  1 drivers
v0x55b3eabeb510_0 .var "red_reg", 15 0;
v0x55b3eabeb5f0_0 .var "red_reg_next", 15 0;
E_0x55b3eabe9d90/0 .event anyedge, v0x55b3eabeb510_0, v0x55b3eabeb030_0, v0x55b3eabeae70_0, v0x55b3eabe9e30_0;
E_0x55b3eabe9d90/1 .event anyedge, v0x55b3eabea300_0, v0x55b3eaa4c780_0;
E_0x55b3eabe9d90 .event/or E_0x55b3eabe9d90/0, E_0x55b3eabe9d90/1;
L_0x55b3eac176b0 .cmp/gt 16, v0x55b3eabeb510_0, v0x55b3eabeb2b0_0;
L_0x55b3eac17810 .functor MUXZ 1, L_0x7f3df84943c0, L_0x7f3df8494378, L_0x55b3eac176b0, C4<>;
L_0x55b3eac179d0 .cmp/gt 16, v0x55b3eabeb030_0, v0x55b3eabeb2b0_0;
L_0x55b3eac17ac0 .functor MUXZ 1, L_0x7f3df8494450, L_0x7f3df8494408, L_0x55b3eac179d0, C4<>;
L_0x55b3eac17cb0 .cmp/gt 16, v0x55b3eabeae70_0, v0x55b3eabeb2b0_0;
L_0x55b3eac17e90 .functor MUXZ 1, L_0x7f3df84944e0, L_0x7f3df8494498, L_0x55b3eac17cb0, C4<>;
L_0x55b3eac181e0 .concat8 [ 1 1 1 0], L_0x55b3eac18060, L_0x55b3eac18120, L_0x55b3eac18320;
S_0x55b3eabeb7f0 .scope module, "spi_flash0" "spi_flash" 5 327, 13 7 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 1 "MOSI";
    .port_info 7 /INPUT 1 "MISO";
    .port_info 8 /OUTPUT 1 "SCK";
    .port_info 9 /OUTPUT 1 "CSb";
P_0x55b3eabeb9d0 .param/l "ADDRESS_BITS" 0 13 8, +C4<00000000000000000000000000001000>;
P_0x55b3eabeba10 .param/l "BITS" 0 13 8, +C4<00000000000000000000000000010000>;
P_0x55b3eabeba50 .param/l "CLK_FREQ" 0 13 8, +C4<00000000100110001001011010000000>;
P_0x55b3eabeba90 .param/l "done" 1 13 26, C4<100>;
P_0x55b3eabebad0 .param/l "get_data" 1 13 25, C4<011>;
P_0x55b3eabebb10 .param/l "idle" 1 13 22, C4<000>;
P_0x55b3eabebb50 .param/l "readCmd" 1 13 133, C4<000000110000000000000000>;
P_0x55b3eabebb90 .param/l "send_address" 1 13 24, C4<010>;
P_0x55b3eabebbd0 .param/l "send_cmd" 1 13 23, C4<001>;
P_0x55b3eabebc10 .param/l "send_wake_cmd" 1 13 27, C4<101>;
P_0x55b3eabebc50 .param/l "wakeCmd" 1 13 134, C4<101010110000000000000000>;
L_0x55b3eac1dba0 .functor BUFZ 16, v0x55b3eabed7e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabec350_0 .net "ADDRESS", 7 0, L_0x55b3eac1dc90;  1 drivers
v0x55b3eabec450_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabec510_0 .net "CSb", 0 0, v0x55b3eabec5e0_0;  1 drivers
v0x55b3eabec5e0_0 .var "CSb_r", 0 0;
v0x55b3eabec680_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabec790_0 .net "DATA_OUT", 15 0, L_0x55b3eac1dba0;  alias, 1 drivers
v0x55b3eabec870_0 .net "MISO", 0 0, L_0x55b3eac1ddd0;  1 drivers
v0x55b3eabec930_0 .net "MOSI", 0 0, v0x55b3eabec9f0_0;  1 drivers
v0x55b3eabec9f0_0 .var "MOSI_r", 0 0;
v0x55b3eabecab0_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabecb50_0 .net "SCK", 0 0, v0x55b3eabecc10_0;  1 drivers
v0x55b3eabecc10_0 .var "SCK_r", 0 0;
v0x55b3eabeccd0_0 .var "SCK_r_next", 0 0;
v0x55b3eabecd90_0 .net "WR", 0 0, v0x55b3eabf7c70_0;  1 drivers
v0x55b3eabece50_0 .var "address_hi_r", 15 0;
v0x55b3eabecf30_0 .var "address_hi_r_next", 15 0;
v0x55b3eabed010_0 .var "address_lo_r", 15 0;
v0x55b3eabed200_0 .var "address_lo_r_next", 15 0;
v0x55b3eabed2e0_0 .var "bit_counter_r", 4 0;
v0x55b3eabed3c0_0 .var "bit_counter_r_next", 4 0;
v0x55b3eabed4a0_0 .var "data_out_r", 15 0;
v0x55b3eabed580_0 .var "data_out_r_next", 15 0;
v0x55b3eabed660_0 .var "done_r", 0 0;
v0x55b3eabed720_0 .var "done_r_next", 0 0;
v0x55b3eabed7e0_0 .var "dout_r", 15 0;
v0x55b3eabed8c0_0 .var "go_r", 0 0;
v0x55b3eabed980_0 .var "go_r_next", 0 0;
v0x55b3eabeda40_0 .var "serialOut_r", 23 0;
v0x55b3eabedb20_0 .var "serialOut_r_next", 23 0;
v0x55b3eabedc00_0 .var "state_r", 2 0;
v0x55b3eabedce0_0 .var "state_r_next", 2 0;
v0x55b3eabeddc0_0 .var "tick_counter_r", 2 0;
v0x55b3eabedea0_0 .var "tick_counter_r_next", 2 0;
v0x55b3eabedf80_0 .var "wake_r", 0 0;
v0x55b3eabee040_0 .var "wake_r_next", 0 0;
E_0x55b3eabdb6d0/0 .event anyedge, v0x55b3eabedc00_0, v0x55b3eabed660_0, v0x55b3eabeda40_0, v0x55b3eabeddc0_0;
E_0x55b3eabdb6d0/1 .event anyedge, v0x55b3eabed2e0_0, v0x55b3eabecc10_0, v0x55b3eabed4a0_0, v0x55b3eabed8c0_0;
E_0x55b3eabdb6d0/2 .event anyedge, v0x55b3eabedf80_0, v0x55b3eabece50_0, v0x55b3eabed010_0, v0x55b3eabec870_0;
E_0x55b3eabdb6d0 .event/or E_0x55b3eabdb6d0/0, E_0x55b3eabdb6d0/1, E_0x55b3eabdb6d0/2;
E_0x55b3eabec2d0/0 .event anyedge, v0x55b3eabed010_0, v0x55b3eabece50_0, v0x55b3eabec350_0, v0x55b3eabecd90_0;
E_0x55b3eabec2d0/1 .event anyedge, v0x55b3eaa4c780_0, v0x55b3eabed4a0_0, v0x55b3eabed660_0;
E_0x55b3eabec2d0 .event/or E_0x55b3eabec2d0/0, E_0x55b3eabec2d0/1;
S_0x55b3eabee2a0 .scope module, "theRam" "memory" 5 193, 14 3 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 14 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 14 "GFX_ADDRESS";
    .port_info 6 /INPUT 1 "GFX_VALID";
    .port_info 7 /OUTPUT 1 "GFX_READY";
P_0x55b3eabea520 .param/l "ADDRESS_BITS" 0 14 4, +C4<000000000000000000000000000001110>;
P_0x55b3eabea560 .param/l "BITS" 0 14 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac16460 .functor BUFZ 1, v0x55b3eabeefa0_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabee6b0_0 .net "ADDRESS", 13 0, L_0x55b3eac16560;  1 drivers
v0x55b3eabee7b0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabee870_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabee940_0 .net "DATA_OUT", 15 0, v0x55b3eabeeec0_0;  alias, 1 drivers
v0x55b3eabeea00_0 .net "GFX_ADDRESS", 13 0, L_0x55b3eac198f0;  alias, 1 drivers
v0x55b3eabeeb60_0 .net "GFX_READY", 0 0, L_0x55b3eac16460;  alias, 1 drivers
v0x55b3eabeec50_0 .net "GFX_VALID", 0 0, L_0x55b3eac19960;  alias, 1 drivers
v0x55b3eabeed40 .array "RAM", 0 16383, 15 0;
v0x55b3eabeee00_0 .net "WR", 0 0, v0x55b3eabf7890_0;  1 drivers
v0x55b3eabeeec0_0 .var "dout", 15 0;
v0x55b3eabeefa0_0 .var "ready", 0 0;
S_0x55b3eabef160 .scope module, "theRam2" "memory" 5 205, 14 3 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 14 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 14 "GFX_ADDRESS";
    .port_info 6 /INPUT 1 "GFX_VALID";
    .port_info 7 /OUTPUT 1 "GFX_READY";
P_0x55b3eabef2f0 .param/l "ADDRESS_BITS" 0 14 4, +C4<000000000000000000000000000001110>;
P_0x55b3eabef330 .param/l "BITS" 0 14 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac166a0 .functor BUFZ 1, v0x55b3eabefe90_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabef5d0_0 .net "ADDRESS", 13 0, L_0x55b3eac167d0;  1 drivers
v0x55b3eabef6d0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabef790_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabef830_0 .net "DATA_OUT", 15 0, v0x55b3eabefdb0_0;  alias, 1 drivers
v0x55b3eabef8f0_0 .net "GFX_ADDRESS", 13 0, L_0x55b3eac19a60;  alias, 1 drivers
v0x55b3eabefa50_0 .net "GFX_READY", 0 0, L_0x55b3eac166a0;  alias, 1 drivers
v0x55b3eabefb40_0 .net "GFX_VALID", 0 0, L_0x55b3eac19b60;  alias, 1 drivers
v0x55b3eabefc30 .array "RAM", 0 16383, 15 0;
v0x55b3eabefcf0_0 .net "WR", 0 0, v0x55b3eabf7930_0;  1 drivers
v0x55b3eabefdb0_0 .var "dout", 15 0;
v0x55b3eabefe90_0 .var "ready", 0 0;
S_0x55b3eabf0050 .scope module, "theRam3" "memory" 5 217, 14 3 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 14 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 14 "GFX_ADDRESS";
    .port_info 6 /INPUT 1 "GFX_VALID";
    .port_info 7 /OUTPUT 1 "GFX_READY";
P_0x55b3eabf01e0 .param/l "ADDRESS_BITS" 0 14 4, +C4<000000000000000000000000000001110>;
P_0x55b3eabf0220 .param/l "BITS" 0 14 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac16940 .functor BUFZ 1, v0x55b3eabf0f90_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabf04c0_0 .net "ADDRESS", 13 0, L_0x55b3eac16a70;  1 drivers
v0x55b3eabf05c0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf0890_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabf0930_0 .net "DATA_OUT", 15 0, v0x55b3eabf0eb0_0;  alias, 1 drivers
v0x55b3eabf09f0_0 .net "GFX_ADDRESS", 13 0, L_0x55b3eac19ca0;  alias, 1 drivers
v0x55b3eabf0b50_0 .net "GFX_READY", 0 0, L_0x55b3eac16940;  alias, 1 drivers
v0x55b3eabf0c40_0 .net "GFX_VALID", 0 0, L_0x55b3eac19da0;  alias, 1 drivers
v0x55b3eabf0d30 .array "RAM", 0 16383, 15 0;
v0x55b3eabf0df0_0 .net "WR", 0 0, v0x55b3eabf7a00_0;  1 drivers
v0x55b3eabf0eb0_0 .var "dout", 15 0;
v0x55b3eabf0f90_0 .var "ready", 0 0;
S_0x55b3eabf1150 .scope module, "theRam4" "memory" 5 229, 14 3 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 14 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /INPUT 14 "GFX_ADDRESS";
    .port_info 6 /INPUT 1 "GFX_VALID";
    .port_info 7 /OUTPUT 1 "GFX_READY";
P_0x55b3eabf12e0 .param/l "ADDRESS_BITS" 0 14 4, +C4<000000000000000000000000000001110>;
P_0x55b3eabf1320 .param/l "BITS" 0 14 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac16c10 .functor BUFZ 1, v0x55b3eabf1e30_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabf1570_0 .net "ADDRESS", 13 0, L_0x55b3eac16d40;  1 drivers
v0x55b3eabf1670_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf1730_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabf17d0_0 .net "DATA_OUT", 15 0, v0x55b3eabf1d50_0;  alias, 1 drivers
v0x55b3eabf1890_0 .net "GFX_ADDRESS", 13 0, L_0x55b3eac19ef0;  alias, 1 drivers
v0x55b3eabf19f0_0 .net "GFX_READY", 0 0, L_0x55b3eac16c10;  alias, 1 drivers
v0x55b3eabf1ae0_0 .net "GFX_VALID", 0 0, L_0x55b3eac1a020;  alias, 1 drivers
v0x55b3eabf1bd0 .array "RAM", 0 16383, 15 0;
v0x55b3eabf1c90_0 .net "WR", 0 0, v0x55b3eabf7ad0_0;  1 drivers
v0x55b3eabf1d50_0 .var "dout", 15 0;
v0x55b3eabf1e30_0 .var "ready", 0 0;
S_0x55b3eabf1ff0 .scope module, "theRom" "rom" 5 185, 15 3 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 14 "ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
P_0x55b3eabf2180 .param/l "ADDRESS_BITS" 0 15 4, +C4<000000000000000000000000000001110>;
P_0x55b3eabf21c0 .param/l "BITS" 0 15 4, +C4<00000000000000000000000000010000>;
L_0x55b3eac16200 .functor BUFZ 16, v0x55b3eabf26d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eabf23b0_0 .net "ADDRESS", 13 0, L_0x55b3eac162c0;  1 drivers
v0x55b3eabf24b0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf2570_0 .net "DATA_OUT", 15 0, L_0x55b3eac16200;  alias, 1 drivers
v0x55b3eabf2610 .array "ROM", 0 16383, 15 0;
v0x55b3eabf26d0_0 .var "dout", 15 0;
S_0x55b3eabf2880 .scope module, "u0" "uart" 5 242, 16 1 0, S_0x55b3eab9e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "WR";
    .port_info 6 /OUTPUT 1 "TX";
P_0x55b3eabf2a60 .param/l "BAUD_RATE" 0 16 2, +C4<00000000000000011100001000000000>;
P_0x55b3eabf2aa0 .param/l "BITS" 0 16 2, +C4<00000000000000000000000000010000>;
P_0x55b3eabf2ae0 .param/l "CLK_FREQ" 0 16 2, +C4<00000000100110001001011010000000>;
L_0x55b3eac16ff0 .functor BUFZ 1, v0x55b3eabf4140_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabf4ae0_0 .net "ADDRESS", 7 0, L_0x55b3eac171b0;  1 drivers
v0x55b3eabf4be0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf4ca0_0 .net "DATA_IN", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabf4d70_0 .net "DATA_OUT", 15 0, L_0x55b3eac16f50;  alias, 1 drivers
v0x55b3eabf4e30_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabf4fe0_0 .net "TX", 0 0, v0x55b3eabf4840_0;  1 drivers
v0x55b3eabf5080_0 .net "WR", 0 0, v0x55b3eabf7d40_0;  1 drivers
L_0x7f3df84942a0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabf5120_0 .net/2u *"_ivl_2", 14 0, L_0x7f3df84942a0;  1 drivers
v0x55b3eabf5200_0 .net *"_ivl_8", 0 0, L_0x55b3eac16ff0;  1 drivers
v0x55b3eabf52e0_0 .net "done_sig", 0 0, v0x55b3eabf4140_0;  1 drivers
v0x55b3eabf53b0_0 .var "go_reg", 0 0;
v0x55b3eabf5480_0 .var "go_reg_next", 0 0;
v0x55b3eabf5520_0 .net "tick", 0 0, L_0x55b3eac17060;  1 drivers
v0x55b3eabf55c0_0 .var "tx_reg", 7 0;
v0x55b3eabf5660_0 .var "tx_reg_next", 7 0;
E_0x55b3eabf2d10 .event anyedge, v0x55b3eabf4060_0, v0x55b3eabf4ae0_0, v0x55b3eabf5080_0, v0x55b3eaa4c780_0;
L_0x55b3eac16f50 .concat8 [ 1 15 0 0], L_0x55b3eac16ff0, L_0x7f3df84942a0;
S_0x55b3eabf2d80 .scope module, "bd0" "baudgen" 16 26, 17 2 0, S_0x55b3eabf2880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "tick";
P_0x55b3eabf2260 .param/l "BAUD_RATE" 0 17 3, +C4<00000000000000011100001000000000>;
P_0x55b3eabf22a0 .param/l "CLK_FREQ" 0 17 3, +C4<00000000100110001001011010000000>;
L_0x55b3eac17060 .functor BUFZ 1, v0x55b3eabf3380_0, C4<0>, C4<0>, C4<0>;
v0x55b3eabf3110_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf31d0_0 .var "baudCtr", 31 0;
v0x55b3eabf32b0_0 .net "tick", 0 0, L_0x55b3eac17060;  alias, 1 drivers
v0x55b3eabf3380_0 .var "tickOut", 0 0;
S_0x55b3eabf34a0 .scope module, "u0" "uart_tx" 16 33, 18 1 0, S_0x55b3eabf2880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 8 "char";
    .port_info 3 /INPUT 1 "tick";
    .port_info 4 /INPUT 1 "go";
    .port_info 5 /OUTPUT 1 "done_sig";
    .port_info 6 /OUTPUT 1 "TX";
P_0x55b3eabf3680 .param/l "done" 1 18 26, C4<101>;
P_0x55b3eabf36c0 .param/l "idle" 1 18 21, C4<000>;
P_0x55b3eabf3700 .param/l "latchWord" 1 18 22, C4<001>;
P_0x55b3eabf3740 .param/l "shiftBits" 1 18 24, C4<011>;
P_0x55b3eabf3780 .param/l "startBit" 1 18 23, C4<010>;
P_0x55b3eabf37c0 .param/l "stopBit" 1 18 25, C4<100>;
v0x55b3eabf3c20_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabf3ce0_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabf3da0_0 .net "TX", 0 0, v0x55b3eabf4840_0;  alias, 1 drivers
v0x55b3eabf3e70_0 .var "bitCount", 2 0;
v0x55b3eabf3f30_0 .var "bitCount_next", 2 0;
v0x55b3eabf4060_0 .net "char", 7 0, v0x55b3eabf55c0_0;  1 drivers
v0x55b3eabf4140_0 .var "done_out", 0 0;
v0x55b3eabf4200_0 .var "done_out_next", 0 0;
v0x55b3eabf42c0_0 .net "done_sig", 0 0, v0x55b3eabf4140_0;  alias, 1 drivers
v0x55b3eabf4380_0 .net "go", 0 0, v0x55b3eabf53b0_0;  1 drivers
v0x55b3eabf4440_0 .var "state", 2 0;
v0x55b3eabf4520_0 .var "state_next", 2 0;
v0x55b3eabf4600_0 .net "tick", 0 0, L_0x55b3eac17060;  alias, 1 drivers
v0x55b3eabf46a0_0 .var "txWord", 7 0;
v0x55b3eabf4760_0 .var "txWord_next", 7 0;
v0x55b3eabf4840_0 .var "tx_out", 0 0;
v0x55b3eabf4900_0 .var "tx_out_next", 0 0;
E_0x55b3eabf3ba0/0 .event anyedge, v0x55b3eabf4140_0, v0x55b3eabf4440_0, v0x55b3eabf46a0_0, v0x55b3eabf3e70_0;
E_0x55b3eabf3ba0/1 .event anyedge, v0x55b3eabf4380_0, v0x55b3eabf4060_0, v0x55b3eabf32b0_0;
E_0x55b3eabf3ba0 .event/or E_0x55b3eabf3ba0/0, E_0x55b3eabf3ba0/1;
S_0x55b3eabf84b0 .scope module, "pip0" "pipeline16" 3 56, 19 1 0, S_0x55b3eaba3e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Z";
    .port_info 4 /INPUT 1 "S";
    .port_info 5 /OUTPUT 5 "aluOp";
    .port_info 6 /OUTPUT 16 "aluA";
    .port_info 7 /OUTPUT 16 "aluB";
    .port_info 8 /INPUT 16 "aluOut";
    .port_info 9 /OUTPUT 16 "regFileIn";
    .port_info 10 /OUTPUT 5 "regWrAddr";
    .port_info 11 /OUTPUT 5 "regARdAddr";
    .port_info 12 /OUTPUT 5 "regBRdAddr";
    .port_info 13 /INPUT 16 "regA";
    .port_info 14 /INPUT 16 "regB";
    .port_info 15 /INPUT 1 "BUSY";
    .port_info 16 /INPUT 16 "memoryIn";
    .port_info 17 /OUTPUT 16 "memoryOut";
    .port_info 18 /OUTPUT 16 "memoryAddr";
    .port_info 19 /OUTPUT 1 "mem_RD";
    .port_info 20 /OUTPUT 1 "mem_WR";
P_0x55b3eabf6600 .param/l "BITS" 1 19 46, +C4<00000000000000000000000000010000>;
P_0x55b3eabf6640 .param/l "LINK_REGISTER" 1 19 49, C4<01111>;
P_0x55b3eabf6680 .param/l "NOP_INSTRUCTION" 1 19 48, C4<0000000000000000>;
P_0x55b3eabf66c0 .param/l "REG_BITS" 1 19 45, +C4<00000000000000000000000000000101>;
L_0x55b3eaba28e0 .functor BUFZ 1, v0x55b3eabfe8a0_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eabb4030 .functor BUFZ 1, v0x55b3eabfea10_0, C4<0>, C4<0>, C4<0>;
L_0x55b3eabc05d0 .functor BUFZ 16, v0x55b3eabfcda0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac04080 .functor BUFZ 16, v0x55b3eabfcf50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac04130 .functor BUFZ 5, v0x55b3eac00400_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55b3eac041a0 .functor BUFZ 5, v0x55b3eac00780_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55b3eac04260 .functor BUFZ 16, v0x55b3eac00b00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eac042d0 .functor BUFZ 5, v0x55b3eac00be0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55b3eac043a0 .functor BUFZ 5, v0x55b3eabfd1d0_0, C4<00000>, C4<00000>, C4<00000>;
v0x55b3eabfc560_0 .net "BUSY", 0 0, L_0x7f3df8494258;  alias, 1 drivers
v0x55b3eabfc620_0 .net "C", 0 0, v0x55b3eab862b0_0;  alias, 1 drivers
v0x55b3eabfc6f0_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eabfc7c0_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eabfc860_0 .net "S", 0 0, L_0x55b3eac146e0;  alias, 1 drivers
v0x55b3eabfc950_0 .net "Z", 0 0, L_0x55b3eac14670;  alias, 1 drivers
v0x55b3eabfca20_0 .net *"_ivl_22", 31 0, L_0x55b3eac04410;  1 drivers
L_0x7f3df8494018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b3eabfcac0_0 .net *"_ivl_25", 28 0, L_0x7f3df8494018;  1 drivers
L_0x7f3df8494060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b3eabfcb60_0 .net/2u *"_ivl_26", 31 0, L_0x7f3df8494060;  1 drivers
v0x55b3eabfccb0_0 .net "aluA", 15 0, L_0x55b3eabc05d0;  alias, 1 drivers
v0x55b3eabfcda0_0 .var "aluA_r", 15 0;
v0x55b3eabfce60_0 .net "aluB", 15 0, L_0x55b3eac04080;  alias, 1 drivers
v0x55b3eabfcf50_0 .var "aluB_r", 15 0;
v0x55b3eabfd010_0 .net "aluOp", 4 0, L_0x55b3eac043a0;  alias, 1 drivers
v0x55b3eabfd100_0 .net "aluOut", 15 0, L_0x55b3eac15870;  alias, 1 drivers
v0x55b3eabfd1d0_0 .var "alu_op_r", 4 0;
v0x55b3eabfd290_0 .var "branch_taken2_r", 0 0;
v0x55b3eabfd460_0 .var "branch_taken2_r_next", 0 0;
v0x55b3eabfd520_0 .var "branch_taken3_r", 0 0;
v0x55b3eabfd5e0_0 .var "branch_taken4_r", 0 0;
v0x55b3eabfd6a0_0 .var "flagsModifiedStage1_r", 0 0;
v0x55b3eabfd760_0 .var "flagsModifiedStage1_r_next", 0 0;
v0x55b3eabfd820_0 .var "flagsModifiedStage2_r", 0 0;
v0x55b3eabfd8e0_0 .var "flagsModifiedStage2_r_next", 0 0;
v0x55b3eabfd9a0_0 .var "flagsModifiedStage3_r", 0 0;
v0x55b3eabfda60_0 .var "hazard1_r", 4 0;
v0x55b3eabfdb40_0 .var "hazard1_r_next", 4 0;
v0x55b3eabfdc20_0 .var "hazard2_r", 4 0;
v0x55b3eabfdd00_0 .var "hazard2_r_next", 4 0;
v0x55b3eabfdde0_0 .var "hazard3_r", 4 0;
v0x55b3eabfdec0_0 .var "imm_r", 11 0;
v0x55b3eabfdfa0_0 .var "imm_r_next", 11 0;
v0x55b3eabfe080_0 .var "imm_stage2_r", 15 0;
v0x55b3eabfe370_0 .var "imm_stage2_r_next", 15 0;
v0x55b3eabfe450_0 .var "loadStoreAddr_stage3_r", 15 0;
v0x55b3eabfe530_0 .var "loadStoreAddr_stage3_r_next", 15 0;
v0x55b3eabfe610_0 .var "loadStoreAddr_stage4_r", 15 0;
v0x55b3eabfe6f0_0 .var "loadStoreAddr_stage4_r_next", 15 0;
v0x55b3eabfe7d0_0 .net "mem_RD", 0 0, L_0x55b3eaba28e0;  alias, 1 drivers
v0x55b3eabfe8a0_0 .var "mem_RD_r", 0 0;
v0x55b3eabfe940_0 .net "mem_WR", 0 0, L_0x55b3eabb4030;  alias, 1 drivers
v0x55b3eabfea10_0 .var "mem_WR_r", 0 0;
v0x55b3eabfeab0_0 .net "memoryAddr", 15 0, v0x55b3eabfeba0_0;  alias, 1 drivers
v0x55b3eabfeba0_0 .var "memoryAddr_r", 15 0;
v0x55b3eabfec60_0 .net "memoryIn", 15 0, L_0x55b3eac16190;  alias, 1 drivers
v0x55b3eabfed50_0 .net "memoryOut", 15 0, v0x55b3eabfedf0_0;  alias, 1 drivers
v0x55b3eabfedf0_0 .var "memoryOut_stage3_r", 15 0;
v0x55b3eabfeed0_0 .var "memoryOut_stage3_r_next", 15 0;
v0x55b3eabfefb0_0 .var "memory_op_r", 0 0;
v0x55b3eabff070_0 .var "memory_op_r_next", 0 0;
v0x55b3eabff130_0 .net "partial_pipeline_stall_r", 0 0, L_0x55b3eac144c0;  1 drivers
v0x55b3eabff1f0_0 .var "pc_r", 15 0;
v0x55b3eabff2d0_0 .var "pc_r_next", 15 0;
v0x55b3eabff3b0_0 .var "pc_r_prev", 15 0;
v0x55b3eabff490_0 .var "pc_r_prev_next", 15 0;
v0x55b3eabff570_0 .var "pipelineStage0_r", 15 0;
v0x55b3eabff650_0 .var "pipelineStage0_r_next", 15 0;
v0x55b3eabff730_0 .var "pipelineStage1_r", 15 0;
v0x55b3eabff810_0 .var "pipelineStage1_r_next", 15 0;
v0x55b3eabff8f0_0 .var "pipelineStage2_r", 15 0;
v0x55b3eabff9d0_0 .var "pipelineStage2_r_next", 15 0;
v0x55b3eabffab0_0 .var "pipelineStage3_r", 15 0;
v0x55b3eabffb90_0 .var "pipelineStage3_r_next", 15 0;
v0x55b3eabffc70_0 .var "pipelineStage4_r", 15 0;
v0x55b3eabffd50_0 .var "pipelineStage4_r_next", 15 0;
v0x55b3eac00240_0 .net "regA", 15 0, L_0x55b3eabf9180;  alias, 1 drivers
v0x55b3eac00320_0 .net "regARdAddr", 4 0, L_0x55b3eac04130;  alias, 1 drivers
v0x55b3eac00400_0 .var "regARdAddr_r", 4 0;
v0x55b3eac004e0_0 .var "regARdAddr_stage0_r", 4 0;
v0x55b3eac005c0_0 .net "regB", 15 0, L_0x55b3eab9af20;  alias, 1 drivers
v0x55b3eac006a0_0 .net "regBRdAddr", 4 0, L_0x55b3eac041a0;  alias, 1 drivers
v0x55b3eac00780_0 .var "regBRdAddr_r", 4 0;
v0x55b3eac00860_0 .var "regBRdAddr_stage0_r", 4 0;
v0x55b3eac00940_0 .net "regFileIn", 15 0, L_0x55b3eac04260;  alias, 1 drivers
v0x55b3eac00a20_0 .net "regWrAddr", 4 0, L_0x55b3eac042d0;  alias, 1 drivers
v0x55b3eac00b00_0 .var "reg_out_r", 15 0;
v0x55b3eac00be0_0 .var "reg_wr_addr_r", 4 0;
v0x55b3eac00cc0_0 .var "result_stage2_r", 15 0;
v0x55b3eac00da0_0 .var "result_stage2_r_next", 15 0;
v0x55b3eac00e80_0 .var "result_stage3_r", 15 0;
v0x55b3eac00f60_0 .var "result_stage3_r_next", 15 0;
v0x55b3eac01040_0 .var "result_stage4_r", 15 0;
v0x55b3eac01120_0 .var "result_stage4_r_next", 15 0;
v0x55b3eac01200_0 .var "stall_count_r", 2 0;
v0x55b3eac012e0_0 .var "stall_count_r_next", 2 0;
E_0x55b3eabf2c20 .event anyedge, v0x55b3eac01040_0, v0x55b3eabffc70_0, v0x55b3eab3dd20_0, v0x55b3eabf5a90_0;
E_0x55b3eabf8bd0/0 .event anyedge, v0x55b3eabff3b0_0, v0x55b3eac00cc0_0, v0x55b3eac00e80_0, v0x55b3eabff8f0_0;
E_0x55b3eabf8bd0/1 .event anyedge, v0x55b3eac005c0_0;
E_0x55b3eabf8bd0 .event/or E_0x55b3eabf8bd0/0, E_0x55b3eabf8bd0/1;
E_0x55b3eabf8c40 .event anyedge, v0x55b3eabff730_0, v0x55b3eabfdec0_0, v0x55b3eac01200_0;
E_0x55b3eabf8ca0 .event anyedge, v0x55b3eac00240_0, v0x55b3eac005c0_0, v0x55b3eabff8f0_0, v0x55b3eabfe080_0;
E_0x55b3eabf8d40 .event anyedge, v0x55b3eabff570_0, v0x55b3eabf5a90_0;
E_0x55b3eabf8da0 .event anyedge, v0x55b3eabff730_0;
E_0x55b3eabf8e40 .event anyedge, v0x55b3eabffab0_0;
E_0x55b3eabf8ea0 .event anyedge, v0x55b3eabff1f0_0, v0x55b3eabffab0_0, v0x55b3eabfe450_0;
E_0x55b3eabf8de0/0 .event anyedge, v0x55b3eabff1f0_0, v0x55b3eabff130_0, v0x55b3eabff3b0_0, v0x55b3eabffab0_0;
E_0x55b3eabf8de0/1 .event anyedge, v0x55b3eac01200_0, v0x55b3eabff730_0, v0x55b3eabb9600_0, v0x55b3eabba140_0;
E_0x55b3eabf8de0/2 .event anyedge, v0x55b3eabd2430_0, v0x55b3eabfdec0_0, v0x55b3eabff8f0_0, v0x55b3eac00240_0;
E_0x55b3eabf8de0/3 .event anyedge, v0x55b3eabfd290_0, v0x55b3eabfe080_0;
E_0x55b3eabf8de0 .event/or E_0x55b3eabf8de0/0, E_0x55b3eabf8de0/1, E_0x55b3eabf8de0/2, E_0x55b3eabf8de0/3;
E_0x55b3eabf8fd0/0 .event anyedge, v0x55b3eabfefb0_0, v0x55b3eabf5a90_0, v0x55b3eabff570_0, v0x55b3eabff730_0;
E_0x55b3eabf8fd0/1 .event anyedge, v0x55b3eabff8f0_0, v0x55b3eabffab0_0, v0x55b3eac01200_0, v0x55b3eabb9600_0;
E_0x55b3eabf8fd0/2 .event anyedge, v0x55b3eabba140_0, v0x55b3eabd2430_0, v0x55b3eabfd290_0;
E_0x55b3eabf8fd0 .event/or E_0x55b3eabf8fd0/0, E_0x55b3eabf8fd0/1, E_0x55b3eabf8fd0/2;
E_0x55b3eabf90d0 .event anyedge, v0x55b3eabff730_0, v0x55b3eabb9600_0, v0x55b3eabba140_0, v0x55b3eabd2430_0;
E_0x55b3eabf9140/0 .event anyedge, v0x55b3eac01200_0, v0x55b3eabff130_0, v0x55b3eac004e0_0, v0x55b3eabfdde0_0;
E_0x55b3eabf9140/1 .event anyedge, v0x55b3eac00860_0, v0x55b3eabfdc20_0, v0x55b3eabfda60_0, v0x55b3eabff570_0;
E_0x55b3eabf9140/2 .event anyedge, v0x55b3eabfd820_0, v0x55b3eabfd6a0_0;
E_0x55b3eabf9140 .event/or E_0x55b3eabf9140/0, E_0x55b3eabf9140/1, E_0x55b3eabf9140/2;
E_0x55b3eabf9250 .event anyedge, v0x55b3eabfd6a0_0, v0x55b3eac01200_0, v0x55b3eabff570_0;
E_0x55b3eabf92b0 .event anyedge, v0x55b3eabfda60_0, v0x55b3eac01200_0, v0x55b3eabff570_0;
L_0x55b3eac04410 .concat [ 3 29 0 0], v0x55b3eac01200_0, L_0x7f3df8494018;
L_0x55b3eac144c0 .cmp/gt 32, L_0x55b3eac04410, L_0x7f3df8494060;
S_0x55b3eabf9390 .scope function.vec4.s5, "alu_op_from_ins" "alu_op_from_ins" 19 225, 19 225 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
; Variable alu_op_from_ins is vec4 return value of scope S_0x55b3eabf9390
v0x55b3eabf9620_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.alu_op_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabf9620_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to alu_op_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabf9700 .scope function.vec4.s1, "branch_taken_from_ins" "branch_taken_from_ins" 19 284, 19 284 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabf98b0_0 .var "C_in", 0 0;
v0x55b3eabf9970_0 .var "S_in", 0 0;
v0x55b3eabf9a30_0 .var "Z_in", 0 0;
; Variable branch_taken_from_ins is vec4 return value of scope S_0x55b3eabf9700
v0x55b3eabf9b90_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.branch_taken_from_ins ;
    %load/vec4 v0x55b3eabf9b90_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x55b3eabf9a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.10 ;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x55b3eabf9a30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.12 ;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x55b3eabf9970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.14 ;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x55b3eabf9970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.16 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x55b3eabf98b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.18 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x55b3eabf98b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.20 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %end;
S_0x55b3eabf9cc0 .scope function.vec4.s4, "imm_lo_from_ins" "imm_lo_from_ins" 19 260, 19 260 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
; Variable imm_lo_from_ins is vec4 return value of scope S_0x55b3eabf9cc0
v0x55b3eabf9f80_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_lo_from_ins ;
    %load/vec4 v0x55b3eabf9f80_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to imm_lo_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfa060 .scope function.vec4.s12, "imm_r_from_ins" "imm_r_from_ins" 19 218, 19 218 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
; Variable imm_r_from_ins is vec4 return value of scope S_0x55b3eabfa060
v0x55b3eabfa340_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_r_from_ins ;
    %load/vec4 v0x55b3eabfa340_0;
    %parti/s 12, 0, 2;
    %ret/vec4 0, 0, 12;  Assign to imm_r_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfa420 .scope function.vec4.s1, "is_branch_link_from_ins" "is_branch_link_from_ins" 19 213, 19 213 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfa650_0 .var "ins", 15 0;
; Variable is_branch_link_from_ins is vec4 return value of scope S_0x55b3eabfa420
TD_slurm16_tb.slm0.pip0.is_branch_link_from_ins ;
    %load/vec4 v0x55b3eabfa650_0;
    %parti/s 3, 8, 5;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %ret/vec4 0, 0, 1;  Assign to is_branch_link_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfa810 .scope function.vec4.s1, "is_branch_reg_ind_from_ins" "is_branch_reg_ind_from_ins" 19 325, 19 325 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfa9f0_0 .var "ins", 15 0;
; Variable is_branch_reg_ind_from_ins is vec4 return value of scope S_0x55b3eabfa810
TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins ;
    %load/vec4 v0x55b3eabfa9f0_0;
    %parti/s 1, 11, 5;
    %ret/vec4 0, 0, 1;  Assign to is_branch_reg_ind_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfabb0 .scope function.vec4.s1, "is_load_store_from_ins" "is_load_store_from_ins" 19 267, 19 267 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
; Variable is_load_store_from_ins is vec4 return value of scope S_0x55b3eabfabb0
v0x55b3eabfae70_0 .var "p0", 15 0;
TD_slurm16_tb.slm0.pip0.is_load_store_from_ins ;
    %load/vec4 v0x55b3eabfae70_0;
    %parti/s 1, 8, 5;
    %ret/vec4 0, 0, 1;  Assign to is_load_store_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfaf50 .scope function.vec4.s5, "reg_branch_ind_from_ins" "reg_branch_ind_from_ins" 19 330, 19 330 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfb130_0 .var "ins", 15 0;
; Variable reg_branch_ind_from_ins is vec4 return value of scope S_0x55b3eabfaf50
TD_slurm16_tb.slm0.pip0.reg_branch_ind_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabfb130_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_branch_ind_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfb310 .scope function.vec4.s5, "reg_dest_from_ins" "reg_dest_from_ins" 19 239, 19 239 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfb4f0_0 .var "ins", 15 0;
; Variable reg_dest_from_ins is vec4 return value of scope S_0x55b3eabfb310
TD_slurm16_tb.slm0.pip0.reg_dest_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabfb4f0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_dest_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfb6d0 .scope function.vec4.s5, "reg_idx_from_ins" "reg_idx_from_ins" 19 253, 19 253 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfb860_0 .var "ins", 15 0;
; Variable reg_idx_from_ins is vec4 return value of scope S_0x55b3eabfb6d0
TD_slurm16_tb.slm0.pip0.reg_idx_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabfb860_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_idx_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfba40 .scope function.vec4.s5, "reg_src_from_ins" "reg_src_from_ins" 19 246, 19 246 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfbc20_0 .var "ins", 15 0;
; Variable reg_src_from_ins is vec4 return value of scope S_0x55b3eabfba40
TD_slurm16_tb.slm0.pip0.reg_src_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabfbc20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_src_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfbe00 .scope function.vec4.s5, "single_reg_alu_op_from_ins" "single_reg_alu_op_from_ins" 19 232, 19 232 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfbfe0_0 .var "ins", 15 0;
; Variable single_reg_alu_op_from_ins is vec4 return value of scope S_0x55b3eabfbe00
TD_slurm16_tb.slm0.pip0.single_reg_alu_op_from_ins ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabfbfe0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to single_reg_alu_op_from_ins (store_vec4_to_lval)
    %end;
S_0x55b3eabfc1c0 .scope function.vec4.s1, "uses_flags_for_branch" "uses_flags_for_branch" 19 272, 19 272 0, S_0x55b3eabf84b0;
 .timescale -9 -12;
v0x55b3eabfc3a0_0 .var "ins", 15 0;
; Variable uses_flags_for_branch is vec4 return value of scope S_0x55b3eabfc1c0
TD_slurm16_tb.slm0.pip0.uses_flags_for_branch ;
    %load/vec4 v0x55b3eabfc3a0_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.24 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.25 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.26 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.27 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.28 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to uses_flags_for_branch (store_vec4_to_lval)
    %jmp T_12.30;
T_12.30 ;
    %pop/vec4 1;
    %end;
S_0x55b3eac01710 .scope module, "reg0" "register_file" 3 44, 20 22 0, S_0x55b3eaba3e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 5 "regIn";
    .port_info 3 /INPUT 5 "regOutA";
    .port_info 4 /INPUT 5 "regOutB";
    .port_info 5 /OUTPUT 16 "regOutA_data";
    .port_info 6 /OUTPUT 16 "regOutB_data";
    .port_info 7 /INPUT 16 "regIn_data";
P_0x55b3eabfcc00 .param/l "BITS" 0 20 23, +C4<00000000000000000000000000010000>;
P_0x55b3eabfcc40 .param/l "REG_BITS" 0 20 23, +C4<00000000000000000000000000000101>;
L_0x55b3eabf9180 .functor BUFZ 16, v0x55b3eac01cd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b3eab9af20 .functor BUFZ 16, v0x55b3eac01da0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b3eac01b50_0 .net "CLK", 0 0, v0x55b3eac03cc0_0;  alias, 1 drivers
v0x55b3eac01c10_0 .net "RSTb", 0 0, v0x55b3eac03f80_0;  alias, 1 drivers
v0x55b3eac01cd0_0 .var "outA", 15 0;
v0x55b3eac01da0_0 .var "outB", 15 0;
v0x55b3eac01e80 .array "regFileA", 0 31, 15 0;
v0x55b3eac01f90 .array "regFileB", 0 31, 15 0;
v0x55b3eac02050_0 .net "regIn", 4 0, L_0x55b3eac042d0;  alias, 1 drivers
v0x55b3eac02110_0 .net "regIn_data", 15 0, L_0x55b3eac04260;  alias, 1 drivers
v0x55b3eac021e0_0 .net "regOutA", 4 0, L_0x55b3eac04130;  alias, 1 drivers
v0x55b3eac022b0_0 .net "regOutA_data", 15 0, L_0x55b3eabf9180;  alias, 1 drivers
v0x55b3eac02380_0 .net "regOutB", 4 0, L_0x55b3eac041a0;  alias, 1 drivers
v0x55b3eac02450_0 .net "regOutB_data", 15 0, L_0x55b3eab9af20;  alias, 1 drivers
    .scope S_0x55b3eab38590;
T_13 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 0> {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55b3eab3fb40;
T_14 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 1> {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55b3eab3e400;
T_15 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 2> {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55b3eab3f760;
T_16 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 3> {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55b3eab3d5a0;
T_17 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 4> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55b3eab3e7e0;
T_18 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 5> {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55b3eab3efa0;
T_19 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 6> {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55b3eab3d8f0;
T_20 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 7> {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55b3eab941c0;
T_21 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 8> {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55b3eab94540;
T_22 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 9> {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55b3eab1a620;
T_23 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 10> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x55b3eabc5e20;
T_24 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 11> {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x55b3eabc6170;
T_25 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 12> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55b3eabc6550;
T_26 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 13> {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55b3eab7df00;
T_27 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 14> {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55b3eabbb1b0;
T_28 ;
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b3eac01e80, 15> {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x55b3eac01710;
T_29 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eac02110_0;
    %load/vec4 v0x55b3eac02050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eac01e80, 0, 4;
    %load/vec4 v0x55b3eac02110_0;
    %load/vec4 v0x55b3eac02050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eac01f90, 0, 4;
    %load/vec4 v0x55b3eac021e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55b3eac01e80, 4;
    %assign/vec4 v0x55b3eac01cd0_0, 0;
    %load/vec4 v0x55b3eac02380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55b3eac01f90, 4;
    %assign/vec4 v0x55b3eac01da0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55b3eabf84b0;
T_30 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabfc7c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabff1f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabff3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabff570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabff730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabff8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabffab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabffc70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55b3eabfdec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabfe080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eac00cc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eac00e80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eac01040_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55b3eabfda60_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55b3eabfdc20_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55b3eabfdde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabfe450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabfe610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabfedf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfd9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabfefb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b3eac01200_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55b3eabff2d0_0;
    %assign/vec4 v0x55b3eabff1f0_0, 0;
    %load/vec4 v0x55b3eabff490_0;
    %assign/vec4 v0x55b3eabff3b0_0, 0;
    %load/vec4 v0x55b3eabff650_0;
    %assign/vec4 v0x55b3eabff570_0, 0;
    %load/vec4 v0x55b3eabff810_0;
    %assign/vec4 v0x55b3eabff730_0, 0;
    %load/vec4 v0x55b3eabff9d0_0;
    %assign/vec4 v0x55b3eabff8f0_0, 0;
    %load/vec4 v0x55b3eabffb90_0;
    %assign/vec4 v0x55b3eabffab0_0, 0;
    %load/vec4 v0x55b3eabffd50_0;
    %assign/vec4 v0x55b3eabffc70_0, 0;
    %load/vec4 v0x55b3eabfdfa0_0;
    %assign/vec4 v0x55b3eabfdec0_0, 0;
    %load/vec4 v0x55b3eabfe370_0;
    %assign/vec4 v0x55b3eabfe080_0, 0;
    %load/vec4 v0x55b3eac00da0_0;
    %assign/vec4 v0x55b3eac00cc0_0, 0;
    %load/vec4 v0x55b3eac00f60_0;
    %assign/vec4 v0x55b3eac00e80_0, 0;
    %load/vec4 v0x55b3eac01120_0;
    %assign/vec4 v0x55b3eac01040_0, 0;
    %load/vec4 v0x55b3eabfdb40_0;
    %assign/vec4 v0x55b3eabfda60_0, 0;
    %load/vec4 v0x55b3eabfdd00_0;
    %assign/vec4 v0x55b3eabfdc20_0, 0;
    %load/vec4 v0x55b3eabfdc20_0;
    %assign/vec4 v0x55b3eabfdde0_0, 0;
    %load/vec4 v0x55b3eabfd460_0;
    %assign/vec4 v0x55b3eabfd290_0, 0;
    %load/vec4 v0x55b3eabfd290_0;
    %assign/vec4 v0x55b3eabfd520_0, 0;
    %load/vec4 v0x55b3eabfd520_0;
    %assign/vec4 v0x55b3eabfd5e0_0, 0;
    %load/vec4 v0x55b3eabfe530_0;
    %assign/vec4 v0x55b3eabfe450_0, 0;
    %load/vec4 v0x55b3eabfe6f0_0;
    %assign/vec4 v0x55b3eabfe610_0, 0;
    %load/vec4 v0x55b3eabfeed0_0;
    %assign/vec4 v0x55b3eabfedf0_0, 0;
    %load/vec4 v0x55b3eabfd760_0;
    %assign/vec4 v0x55b3eabfd6a0_0, 0;
    %load/vec4 v0x55b3eabfd8e0_0;
    %assign/vec4 v0x55b3eabfd820_0, 0;
    %load/vec4 v0x55b3eabfd820_0;
    %assign/vec4 v0x55b3eabfd9a0_0, 0;
    %load/vec4 v0x55b3eac012e0_0;
    %assign/vec4 v0x55b3eac01200_0, 0;
    %load/vec4 v0x55b3eabff070_0;
    %assign/vec4 v0x55b3eabfefb0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55b3eabf84b0;
T_31 ;
    %wait E_0x55b3eabf92b0;
    %load/vec4 v0x55b3eabfda60_0;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eabfdd00_0, 0, 5;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %load/vec4 v0x55b3eabfda60_0;
    %store/vec4 v0x55b3eabfdd00_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x55b3eabfda60_0;
    %store/vec4 v0x55b3eabfdd00_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %load/vec4 v0x55b3eabff570_0;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 767, 255, 16;
    %cmp/x;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 1023, 255, 16;
    %cmp/x;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_31.12, 4;
    %jmp T_31.14;
T_31.4 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.5 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.6 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.7 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.8 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.9 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
    %jmp T_31.14;
T_31.10 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.15, 4;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
T_31.15 ;
    %jmp T_31.14;
T_31.11 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.17, 4;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
T_31.17 ;
    %jmp T_31.14;
T_31.12 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.19, 4;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eabfdb40_0, 0, 5;
T_31.19 ;
    %jmp T_31.14;
T_31.14 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55b3eabf84b0;
T_32 ;
    %wait E_0x55b3eabf9250;
    %load/vec4 v0x55b3eabfd6a0_0;
    %store/vec4 v0x55b3eabfd760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabfd8e0_0, 0, 1;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabfd760_0, 0, 1;
    %load/vec4 v0x55b3eabfd6a0_0;
    %store/vec4 v0x55b3eabfd8e0_0, 0, 1;
    %load/vec4 v0x55b3eabff570_0;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_32.2, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_32.3, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_32.4, 4;
    %jmp T_32.6;
T_32.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfd760_0, 0, 1;
    %jmp T_32.6;
T_32.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfd760_0, 0, 1;
    %jmp T_32.6;
T_32.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfd760_0, 0, 1;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55b3eabf84b0;
T_33 ;
    %wait E_0x55b3eabf9140;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x55b3eac01200_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x55b3eac01200_0;
    %subi 1, 0, 3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %load/vec4 v0x55b3eabff130_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x55b3eac004e0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfdde0_0;
    %load/vec4 v0x55b3eac004e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x55b3eac00860_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfdde0_0;
    %load/vec4 v0x55b3eac00860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x55b3eac004e0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfdc20_0;
    %load/vec4 v0x55b3eac004e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x55b3eac00860_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfdc20_0;
    %load/vec4 v0x55b3eac00860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x55b3eac004e0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfda60_0;
    %load/vec4 v0x55b3eac004e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x55b3eac00860_0;
    %pushi/vec4 16, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfda60_0;
    %load/vec4 v0x55b3eac00860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.14, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
    %jmp T_33.15;
T_33.14 ;
    %load/vec4 v0x55b3eabff570_0;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_33.16, 4;
    %jmp T_33.17;
T_33.16 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfc3a0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.uses_flags_for_branch, S_0x55b3eabfc1c0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfd820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.18, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
T_33.18 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfc3a0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.uses_flags_for_branch, S_0x55b3eabfc1c0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfd6a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.20, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eac012e0_0, 0, 3;
T_33.20 ;
    %jmp T_33.17;
T_33.17 ;
    %pop/vec4 1;
T_33.15 ;
T_33.13 ;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.2 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55b3eabf84b0;
T_34 ;
    %wait E_0x55b3eabf90d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabfd460_0, 0, 1;
    %load/vec4 v0x55b3eabff730_0;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_34.0, 4;
    %jmp T_34.2;
T_34.0 ;
    %load/vec4 v0x55b3eabff730_0;
    %load/vec4 v0x55b3eabfc950_0;
    %load/vec4 v0x55b3eabfc860_0;
    %load/vec4 v0x55b3eabfc620_0;
    %store/vec4 v0x55b3eabf98b0_0, 0, 1;
    %store/vec4 v0x55b3eabf9970_0, 0, 1;
    %store/vec4 v0x55b3eabf9a30_0, 0, 1;
    %store/vec4 v0x55b3eabf9b90_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.branch_taken_from_ins, S_0x55b3eabf9700;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfd460_0, 0, 1;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa650_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_link_from_ins, S_0x55b3eabfa420;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfd460_0, 0, 1;
T_34.5 ;
T_34.4 ;
    %jmp T_34.2;
T_34.2 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55b3eabf84b0;
T_35 ;
    %wait E_0x55b3eabf8fd0;
    %load/vec4 v0x55b3eabfefb0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x55b3eabfec60_0;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabff9d0_0, 0, 16;
    %load/vec4 v0x55b3eabff8f0_0;
    %store/vec4 v0x55b3eabffb90_0, 0, 16;
    %load/vec4 v0x55b3eabffab0_0;
    %store/vec4 v0x55b3eabffd50_0, 0, 16;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabff9d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/u 1, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.4, 5;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff9d0_0, 0, 16;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x55b3eabff730_0;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_35.6, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_35.7, 4;
    %jmp T_35.8;
T_35.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x55b3eabff730_0;
    %load/vec4 v0x55b3eabfc950_0;
    %load/vec4 v0x55b3eabfc860_0;
    %load/vec4 v0x55b3eabfc620_0;
    %store/vec4 v0x55b3eabf98b0_0, 0, 1;
    %store/vec4 v0x55b3eabf9970_0, 0, 1;
    %store/vec4 v0x55b3eabf9a30_0, 0, 1;
    %store/vec4 v0x55b3eabf9b90_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.branch_taken_from_ins, S_0x55b3eabf9700;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.9, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa650_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_link_from_ins, S_0x55b3eabfa420;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.11, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
T_35.11 ;
T_35.10 ;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55b3eabff8f0_0;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_35.13, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_35.14, 4;
    %jmp T_35.15;
T_35.13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %jmp T_35.15;
T_35.14 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfd290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.16, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %jmp T_35.17;
T_35.16 ;
    %load/vec4 v0x55b3eabfd290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.18, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
T_35.18 ;
T_35.17 ;
    %jmp T_35.15;
T_35.15 ;
    %pop/vec4 1;
    %load/vec4 v0x55b3eabffab0_0;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_35.20, 4;
    %jmp T_35.21;
T_35.20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabff650_0, 0, 16;
    %jmp T_35.21;
T_35.21 ;
    %pop/vec4 1;
T_35.5 ;
T_35.3 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55b3eabf84b0;
T_36 ;
    %wait E_0x55b3eabf8de0;
    %load/vec4 v0x55b3eabff1f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff490_0, 0, 16;
    %load/vec4 v0x55b3eabff130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x55b3eabff3b0_0;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %load/vec4 v0x55b3eabff3b0_0;
    %store/vec4 v0x55b3eabff490_0, 0, 16;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55b3eabffab0_0;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_36.2, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_36.3, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_36.4, 4;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff490_0, 0, 16;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff490_0, 0, 16;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff490_0, 0, 16;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
T_36.1 ;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/u 1, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_36.6, 5;
    %load/vec4 v0x55b3eabff730_0;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_36.8, 4;
    %jmp T_36.10;
T_36.8 ;
    %load/vec4 v0x55b3eabff730_0;
    %load/vec4 v0x55b3eabfc950_0;
    %load/vec4 v0x55b3eabfc860_0;
    %load/vec4 v0x55b3eabfc620_0;
    %store/vec4 v0x55b3eabf98b0_0, 0, 1;
    %store/vec4 v0x55b3eabf9970_0, 0, 1;
    %store/vec4 v0x55b3eabf9a30_0, 0, 1;
    %store/vec4 v0x55b3eabf9b90_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.branch_taken_from_ins, S_0x55b3eabf9700;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.11, 4;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.13, 4;
    %load/vec4 v0x55b3eabfdec0_0;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabf9f80_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x55b3eabf9cc0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
T_36.13 ;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa650_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_link_from_ins, S_0x55b3eabfa420;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.15, 4;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.17, 4;
    %load/vec4 v0x55b3eabfdec0_0;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabf9f80_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x55b3eabf9cc0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
T_36.17 ;
T_36.15 ;
T_36.12 ;
    %jmp T_36.10;
T_36.10 ;
    %pop/vec4 1;
T_36.6 ;
    %load/vec4 v0x55b3eabff8f0_0;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_36.19, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_36.20, 4;
    %jmp T_36.22;
T_36.19 ;
    %load/vec4 v0x55b3eac00240_0;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
    %jmp T_36.22;
T_36.20 ;
    %load/vec4 v0x55b3eabff8f0_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabfd290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.23, 8;
    %load/vec4 v0x55b3eac00240_0;
    %load/vec4 v0x55b3eabfe080_0;
    %add;
    %store/vec4 v0x55b3eabff2d0_0, 0, 16;
T_36.23 ;
    %jmp T_36.22;
T_36.22 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55b3eabf84b0;
T_37 ;
    %wait E_0x55b3eabf8ea0;
    %load/vec4 v0x55b3eabff1f0_0;
    %store/vec4 v0x55b3eabfeba0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabfea10_0, 0, 1;
    %load/vec4 v0x55b3eabffab0_0;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_37.0, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_37.1, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_37.2, 4;
    %jmp T_37.3;
T_37.0 ;
    %load/vec4 v0x55b3eabfe450_0;
    %store/vec4 v0x55b3eabfeba0_0, 0, 16;
    %load/vec4 v0x55b3eabffab0_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfea10_0, 0, 1;
T_37.4 ;
    %jmp T_37.3;
T_37.1 ;
    %load/vec4 v0x55b3eabfe450_0;
    %store/vec4 v0x55b3eabfeba0_0, 0, 16;
    %load/vec4 v0x55b3eabffab0_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfea10_0, 0, 1;
T_37.6 ;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x55b3eabfe450_0;
    %store/vec4 v0x55b3eabfeba0_0, 0, 16;
    %load/vec4 v0x55b3eabffab0_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabfea10_0, 0, 1;
T_37.8 ;
    %jmp T_37.3;
T_37.3 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55b3eabf84b0;
T_38 ;
    %wait E_0x55b3eabf8e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabff070_0, 0, 1;
    %load/vec4 v0x55b3eabffab0_0;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_38.0, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_38.1, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_38.2, 4;
    %jmp T_38.3;
T_38.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabff070_0, 0, 1;
    %jmp T_38.3;
T_38.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabff070_0, 0, 1;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabff070_0, 0, 1;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55b3eabf84b0;
T_39 ;
    %wait E_0x55b3eabf8da0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %load/vec4 v0x55b3eabff730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/x;
    %jmp/1 T_39.0, 4;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_39.1, 4;
    %dup/vec4;
    %pushi/vec4 767, 255, 16;
    %cmp/x;
    %jmp/1 T_39.2, 4;
    %dup/vec4;
    %pushi/vec4 1023, 255, 16;
    %cmp/x;
    %jmp/1 T_39.3, 4;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_39.4, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_39.5, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_39.6, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_39.7, 4;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_39.8, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_39.9, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_39.10, 4;
    %jmp T_39.12;
T_39.0 ;
    %jmp T_39.12;
T_39.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %jmp T_39.12;
T_39.2 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %jmp T_39.12;
T_39.3 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %jmp T_39.12;
T_39.4 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %jmp T_39.12;
T_39.5 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %jmp T_39.12;
T_39.6 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %jmp T_39.12;
T_39.7 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.13, 4;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb130_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_branch_ind_from_ins, S_0x55b3eabfaf50;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
T_39.13 ;
    %jmp T_39.12;
T_39.8 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %jmp T_39.12;
T_39.9 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %jmp T_39.12;
T_39.10 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb860_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_idx_from_ins, S_0x55b3eabfb6d0;
    %store/vec4 v0x55b3eac00780_0, 0, 5;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00400_0, 0, 5;
    %jmp T_39.12;
T_39.12 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55b3eabf84b0;
T_40 ;
    %wait E_0x55b3eabf8d40;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %load/vec4 v0x55b3eabff570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/x;
    %jmp/1 T_40.0, 4;
    %dup/vec4;
    %pushi/vec4 511, 255, 16;
    %cmp/x;
    %jmp/1 T_40.1, 4;
    %dup/vec4;
    %pushi/vec4 767, 255, 16;
    %cmp/x;
    %jmp/1 T_40.2, 4;
    %dup/vec4;
    %pushi/vec4 1023, 255, 16;
    %cmp/x;
    %jmp/1 T_40.3, 4;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_40.4, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_40.5, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_40.6, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_40.7, 4;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_40.8, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_40.9, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_40.10, 4;
    %jmp T_40.12;
T_40.0 ;
    %jmp T_40.12;
T_40.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %jmp T_40.12;
T_40.2 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %jmp T_40.12;
T_40.3 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %jmp T_40.12;
T_40.4 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %jmp T_40.12;
T_40.5 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %jmp T_40.12;
T_40.6 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %jmp T_40.12;
T_40.7 ;
    %load/vec4 v0x55b3eabfec60_0;
    %store/vec4 v0x55b3eabfa9f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x55b3eabfa810;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.13, 4;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb130_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_branch_ind_from_ins, S_0x55b3eabfaf50;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
T_40.13 ;
    %jmp T_40.12;
T_40.8 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %jmp T_40.12;
T_40.9 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %jmp T_40.12;
T_40.10 ;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb860_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_idx_from_ins, S_0x55b3eabfb6d0;
    %store/vec4 v0x55b3eac00860_0, 0, 5;
    %load/vec4 v0x55b3eabff570_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac004e0_0, 0, 5;
    %jmp T_40.12;
T_40.12 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55b3eabf84b0;
T_41 ;
    %wait E_0x55b3eabf8ca0;
    %load/vec4 v0x55b3eac00240_0;
    %store/vec4 v0x55b3eabfeed0_0, 0, 16;
    %load/vec4 v0x55b3eac005c0_0;
    %store/vec4 v0x55b3eabfe530_0, 0, 16;
    %load/vec4 v0x55b3eabff8f0_0;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_41.0, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_41.1, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_41.2, 4;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x55b3eac005c0_0;
    %store/vec4 v0x55b3eabfe530_0, 0, 16;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x55b3eabfe080_0;
    %store/vec4 v0x55b3eabfe530_0, 0, 16;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55b3eac005c0_0;
    %load/vec4 v0x55b3eabfe080_0;
    %add;
    %store/vec4 v0x55b3eabfe530_0, 0, 16;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55b3eabf84b0;
T_42 ;
    %wait E_0x55b3eabf8ca0;
    %load/vec4 v0x55b3eac00240_0;
    %store/vec4 v0x55b3eabfcda0_0, 0, 16;
    %load/vec4 v0x55b3eac005c0_0;
    %store/vec4 v0x55b3eabfcf50_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b3eabfd1d0_0, 0, 5;
    %load/vec4 v0x55b3eabff8f0_0;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_42.0, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_42.1, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_42.2, 4;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0x55b3eabff8f0_0;
    %store/vec4 v0x55b3eabfbfe0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.single_reg_alu_op_from_ins, S_0x55b3eabfbe00;
    %store/vec4 v0x55b3eabfd1d0_0, 0, 5;
    %jmp T_42.4;
T_42.1 ;
    %load/vec4 v0x55b3eabff8f0_0;
    %store/vec4 v0x55b3eabf9620_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.alu_op_from_ins, S_0x55b3eabf9390;
    %store/vec4 v0x55b3eabfd1d0_0, 0, 5;
    %jmp T_42.4;
T_42.2 ;
    %load/vec4 v0x55b3eabfe080_0;
    %store/vec4 v0x55b3eabfcf50_0, 0, 16;
    %load/vec4 v0x55b3eabff8f0_0;
    %store/vec4 v0x55b3eabf9620_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.alu_op_from_ins, S_0x55b3eabf9390;
    %store/vec4 v0x55b3eabfd1d0_0, 0, 5;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55b3eabf84b0;
T_43 ;
    %wait E_0x55b3eabf8c40;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55b3eabfdfa0_0, 0, 12;
    %load/vec4 v0x55b3eabff730_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x55b3eabfdec0_0;
    %store/vec4 v0x55b3eabfdfa0_0, 0, 12;
T_43.0 ;
    %load/vec4 v0x55b3eac01200_0;
    %cmpi/u 1, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x55b3eabfdec0_0;
    %store/vec4 v0x55b3eabfdfa0_0, 0, 12;
T_43.2 ;
    %load/vec4 v0x55b3eabfdec0_0;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabf9f80_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x55b3eabf9cc0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabfe370_0, 0, 16;
    %load/vec4 v0x55b3eabff730_0;
    %dup/vec4;
    %pushi/vec4 8191, 4095, 16;
    %cmp/x;
    %jmp/1 T_43.4, 4;
    %jmp T_43.6;
T_43.4 ;
    %load/vec4 v0x55b3eabff730_0;
    %store/vec4 v0x55b3eabfa340_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_r_from_ins, S_0x55b3eabfa060;
    %store/vec4 v0x55b3eabfdfa0_0, 0, 12;
    %jmp T_43.6;
T_43.6 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55b3eabf84b0;
T_44 ;
    %wait E_0x55b3eabf8bd0;
    %load/vec4 v0x55b3eabff3b0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x55b3eac00da0_0, 0, 16;
    %load/vec4 v0x55b3eac00cc0_0;
    %store/vec4 v0x55b3eac00f60_0, 0, 16;
    %load/vec4 v0x55b3eac00e80_0;
    %store/vec4 v0x55b3eac01120_0, 0, 16;
    %load/vec4 v0x55b3eabff8f0_0;
    %dup/vec4;
    %pushi/vec4 767, 255, 16;
    %cmp/x;
    %jmp/1 T_44.0, 4;
    %dup/vec4;
    %pushi/vec4 1023, 255, 16;
    %cmp/x;
    %jmp/1 T_44.1, 4;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0x55b3eac005c0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55b3eac00f60_0, 0, 16;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0x55b3eac005c0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x55b3eac00f60_0, 0, 16;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55b3eabf84b0;
T_45 ;
    %wait E_0x55b3eabf2c20;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eac01040_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %load/vec4 v0x55b3eabffc70_0;
    %dup/vec4;
    %pushi/vec4 767, 255, 16;
    %cmp/x;
    %jmp/1 T_45.0, 4;
    %dup/vec4;
    %pushi/vec4 1023, 255, 16;
    %cmp/x;
    %jmp/1 T_45.1, 4;
    %dup/vec4;
    %pushi/vec4 1279, 255, 16;
    %cmp/x;
    %jmp/1 T_45.2, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_45.3, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_45.4, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_45.5, 4;
    %dup/vec4;
    %pushi/vec4 24575, 4095, 16;
    %cmp/x;
    %jmp/1 T_45.6, 4;
    %dup/vec4;
    %pushi/vec4 28671, 4095, 16;
    %cmp/x;
    %jmp/1 T_45.7, 4;
    %dup/vec4;
    %pushi/vec4 57343, 8191, 16;
    %cmp/x;
    %jmp/1 T_45.8, 4;
    %jmp T_45.10;
T_45.0 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eac01040_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %jmp T_45.10;
T_45.1 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eac01040_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %jmp T_45.10;
T_45.2 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfbc20_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x55b3eabfba40;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfd100_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %jmp T_45.10;
T_45.3 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfd100_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %jmp T_45.10;
T_45.4 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfd100_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
    %jmp T_45.10;
T_45.5 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfa650_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_link_from_ins, S_0x55b3eabfa420;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.11, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eac01040_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
T_45.11 ;
    %jmp T_45.10;
T_45.6 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_45.13, 4;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfec60_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
T_45.13 ;
    %jmp T_45.10;
T_45.7 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_45.15, 4;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfec60_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
T_45.15 ;
    %jmp T_45.10;
T_45.8 ;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfae70_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_load_store_from_ins, S_0x55b3eabfabb0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_45.17, 4;
    %load/vec4 v0x55b3eabffc70_0;
    %store/vec4 v0x55b3eabfb4f0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x55b3eabfb310;
    %store/vec4 v0x55b3eac00be0_0, 0, 5;
    %load/vec4 v0x55b3eabfec60_0;
    %store/vec4 v0x55b3eac00b00_0, 0, 16;
T_45.17 ;
    %jmp T_45.10;
T_45.10 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55b3eaba4150;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eab862b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaba5010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabba1e0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x55b3eaba4150;
T_47 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eab8efb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eab862b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eaba5010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabba1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabbe640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b3eab3e100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eab83740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eab8d130_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55b3eab8eef0_0;
    %assign/vec4 v0x55b3eab862b0_0, 0;
    %load/vec4 v0x55b3eaba50b0_0;
    %assign/vec4 v0x55b3eaba5010_0, 0;
    %load/vec4 v0x55b3eabb9540_0;
    %assign/vec4 v0x55b3eabba1e0_0, 0;
    %load/vec4 v0x55b3eabbea30_0;
    %assign/vec4 v0x55b3eabbe640_0, 0;
    %load/vec4 v0x55b3eab3dc40_0;
    %assign/vec4 v0x55b3eab3e100_0, 0;
    %load/vec4 v0x55b3eabc5990_0;
    %assign/vec4 v0x55b3eab83740_0, 0;
    %load/vec4 v0x55b3eabd2630_0;
    %assign/vec4 v0x55b3eab8d130_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55b3eaba4150;
T_48 ;
    %wait E_0x55b3ea9f9780;
    %load/vec4 v0x55b3eab862b0_0;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eaba5010_0;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eabba1e0_0;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eab3e100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_48.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_48.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_48.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_48.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_48.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_48.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_48.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_48.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_48.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_48.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_48.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_48.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_48.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_48.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_48.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_48.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_48.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_48.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_48.29, 6;
    %jmp T_48.31;
T_48.0 ;
    %load/vec4 v0x55b3eab8d130_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %jmp T_48.31;
T_48.1 ;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.33, 8;
T_48.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.33, 8;
 ; End of false expr.
    %blend;
T_48.33;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_48.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.35, 8;
T_48.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.35, 8;
 ; End of false expr.
    %blend;
T_48.35;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.2 ;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.37, 8;
T_48.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.37, 8;
 ; End of false expr.
    %blend;
T_48.37;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eab3e020_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_48.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.39, 8;
T_48.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.39, 8;
 ; End of false expr.
    %blend;
T_48.39;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.3 ;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.41, 8;
T_48.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.41, 8;
 ; End of false expr.
    %blend;
T_48.41;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_48.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.43, 8;
T_48.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.43, 8;
 ; End of false expr.
    %blend;
T_48.43;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.4 ;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.45, 8;
T_48.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.45, 8;
 ; End of false expr.
    %blend;
T_48.45;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_48.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.47, 8;
T_48.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.47, 8;
 ; End of false expr.
    %blend;
T_48.47;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.5 ;
    %load/vec4 v0x55b3eabd1c80_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabd1c80_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.49, 8;
T_48.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.49, 8;
 ; End of false expr.
    %blend;
T_48.49;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.6 ;
    %load/vec4 v0x55b3eabbe950_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe950_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.51, 8;
T_48.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.51, 8;
 ; End of false expr.
    %blend;
T_48.51;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.7 ;
    %load/vec4 v0x55b3eabbe1c0_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe1c0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.53, 8;
T_48.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.53, 8;
 ; End of false expr.
    %blend;
T_48.53;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.8 ;
    %jmp T_48.31;
T_48.9 ;
    %jmp T_48.31;
T_48.10 ;
    %jmp T_48.31;
T_48.11 ;
    %jmp T_48.31;
T_48.12 ;
    %load/vec4 v0x55b3eab83740_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.55, 8;
T_48.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.55, 8;
 ; End of false expr.
    %blend;
T_48.55;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %load/vec4 v0x55b3eabbe0e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_48.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.57, 8;
T_48.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.57, 8;
 ; End of false expr.
    %blend;
T_48.57;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.13 ;
    %load/vec4 v0x55b3eab83740_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabd1c80_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.59, 8;
T_48.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.59, 8;
 ; End of false expr.
    %blend;
T_48.59;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.14 ;
    %load/vec4 v0x55b3eabd1d60_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabd1d60_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.61, 8;
T_48.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.61, 8;
 ; End of false expr.
    %blend;
T_48.61;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.15 ;
    %load/vec4 v0x55b3eabbe420_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe420_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.63, 8;
T_48.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.63, 8;
 ; End of false expr.
    %blend;
T_48.63;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.16 ;
    %load/vec4 v0x55b3eabbe340_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eabbe340_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_48.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_48.65, 8;
T_48.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_48.65, 8;
 ; End of false expr.
    %blend;
T_48.65;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.17 ;
    %load/vec4 v0x55b3eabbe720_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eab83740_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %jmp T_48.31;
T_48.18 ;
    %load/vec4 v0x55b3eabbe000_0;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %load/vec4 v0x55b3eab83740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %jmp T_48.31;
T_48.19 ;
    %jmp T_48.31;
T_48.20 ;
    %jmp T_48.31;
T_48.21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %jmp T_48.31;
T_48.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eab8eef0_0, 0, 1;
    %jmp T_48.31;
T_48.23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eaba50b0_0, 0, 1;
    %jmp T_48.31;
T_48.25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabbea30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabb9540_0, 0, 1;
    %jmp T_48.31;
T_48.27 ;
    %jmp T_48.31;
T_48.28 ;
    %jmp T_48.31;
T_48.29 ;
    %jmp T_48.31;
T_48.31 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55b3eabf1ff0;
T_49 ;
    %vpi_call 15 17 "$display", "Loading rom." {0 0 0};
    %vpi_call 15 18 "$readmemh", "rom_image.mem", v0x55b3eabf2610 {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x55b3eabf1ff0;
T_50 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf23b0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabf2610, 4;
    %assign/vec4 v0x55b3eabf26d0_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55b3eabee2a0;
T_51 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabeec50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x55b3eabeea00_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabeed40, 4;
    %assign/vec4 v0x55b3eabeeec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabeefa0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabeefa0_0, 0;
    %load/vec4 v0x55b3eabeee00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.2, 4;
    %load/vec4 v0x55b3eabee870_0;
    %load/vec4 v0x55b3eabee6b0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabeed40, 0, 4;
T_51.2 ;
    %load/vec4 v0x55b3eabee6b0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabeed40, 4;
    %assign/vec4 v0x55b3eabeeec0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55b3eabef160;
T_52 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabefb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0x55b3eabef8f0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabefc30, 4;
    %assign/vec4 v0x55b3eabefdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabefe90_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabefe90_0, 0;
    %load/vec4 v0x55b3eabefcf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_52.2, 4;
    %load/vec4 v0x55b3eabef790_0;
    %load/vec4 v0x55b3eabef5d0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabefc30, 0, 4;
T_52.2 ;
    %load/vec4 v0x55b3eabef5d0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabefc30, 4;
    %assign/vec4 v0x55b3eabefdb0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55b3eabf0050;
T_53 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf0c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x55b3eabf09f0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabf0d30, 4;
    %assign/vec4 v0x55b3eabf0eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabf0f90_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabf0f90_0, 0;
    %load/vec4 v0x55b3eabf0df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.2, 4;
    %load/vec4 v0x55b3eabf0890_0;
    %load/vec4 v0x55b3eabf04c0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabf0d30, 0, 4;
T_53.2 ;
    %load/vec4 v0x55b3eabf04c0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabf0d30, 4;
    %assign/vec4 v0x55b3eabf0eb0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55b3eabf1150;
T_54 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf1ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0x55b3eabf1890_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabf1bd0, 4;
    %assign/vec4 v0x55b3eabf1d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabf1e30_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabf1e30_0, 0;
    %load/vec4 v0x55b3eabf1c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_54.2, 4;
    %load/vec4 v0x55b3eabf1730_0;
    %load/vec4 v0x55b3eabf1570_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabf1bd0, 0, 4;
T_54.2 ;
    %load/vec4 v0x55b3eabf1570_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabf1bd0, 4;
    %assign/vec4 v0x55b3eabf1d50_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55b3eabf2d80;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf3380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b3eabf31d0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x55b3eabf2d80;
T_56 ;
    %wait E_0x55b3ea9f6e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabf3380_0, 0;
    %load/vec4 v0x55b3eabf31d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b3eabf31d0_0, 0;
    %load/vec4 v0x55b3eabf31d0_0;
    %cmpi/e 85, 0, 32;
    %jmp/0xz  T_56.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b3eabf31d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabf3380_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55b3eabf34a0;
T_57 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf3ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b3eabf4440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b3eabf46a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b3eabf3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabf4140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b3eabf4840_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55b3eabf4520_0;
    %assign/vec4 v0x55b3eabf4440_0, 0;
    %load/vec4 v0x55b3eabf4760_0;
    %assign/vec4 v0x55b3eabf46a0_0, 0;
    %load/vec4 v0x55b3eabf3f30_0;
    %assign/vec4 v0x55b3eabf3e70_0, 0;
    %load/vec4 v0x55b3eabf4200_0;
    %assign/vec4 v0x55b3eabf4140_0, 0;
    %load/vec4 v0x55b3eabf4900_0;
    %assign/vec4 v0x55b3eabf4840_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55b3eabf34a0;
T_58 ;
    %wait E_0x55b3eabf3ba0;
    %load/vec4 v0x55b3eabf4140_0;
    %store/vec4 v0x55b3eabf4200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabf4900_0, 0, 1;
    %load/vec4 v0x55b3eabf4440_0;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
    %load/vec4 v0x55b3eabf46a0_0;
    %store/vec4 v0x55b3eabf4760_0, 0, 8;
    %load/vec4 v0x55b3eabf3e70_0;
    %store/vec4 v0x55b3eabf3f30_0, 0, 3;
    %load/vec4 v0x55b3eabf4440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
    %jmp T_58.7;
T_58.0 ;
    %load/vec4 v0x55b3eabf4380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf4200_0, 0, 1;
T_58.8 ;
    %jmp T_58.7;
T_58.1 ;
    %load/vec4 v0x55b3eabf4060_0;
    %store/vec4 v0x55b3eabf4760_0, 0, 8;
    %load/vec4 v0x55b3eabf4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
T_58.10 ;
    %jmp T_58.7;
T_58.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf4900_0, 0, 1;
    %load/vec4 v0x55b3eabf4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
T_58.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabf3f30_0, 0, 3;
    %jmp T_58.7;
T_58.3 ;
    %load/vec4 v0x55b3eabf46a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55b3eabf4900_0, 0, 1;
    %load/vec4 v0x55b3eabf4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x55b3eabf46a0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3eabf4760_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3eabf4760_0, 4, 1;
    %load/vec4 v0x55b3eabf3e70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b3eabf3f30_0, 0, 3;
    %load/vec4 v0x55b3eabf3e70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_58.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
T_58.16 ;
T_58.14 ;
    %jmp T_58.7;
T_58.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf4900_0, 0, 1;
    %load/vec4 v0x55b3eabf4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
T_58.18 ;
    %jmp T_58.7;
T_58.5 ;
    %load/vec4 v0x55b3eabf4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabf4200_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabf4520_0, 0, 3;
T_58.20 ;
    %jmp T_58.7;
T_58.7 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55b3eabf2880;
T_59 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf4e30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_59.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b3eabf55c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabf53b0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55b3eabf5660_0;
    %assign/vec4 v0x55b3eabf55c0_0, 0;
    %load/vec4 v0x55b3eabf5480_0;
    %assign/vec4 v0x55b3eabf53b0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55b3eabf2880;
T_60 ;
    %wait E_0x55b3eabf2d10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf5480_0, 0, 1;
    %load/vec4 v0x55b3eabf55c0_0;
    %store/vec4 v0x55b3eabf5660_0, 0, 8;
    %load/vec4 v0x55b3eabf4ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0x55b3eabf5080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_60.3, 4;
    %load/vec4 v0x55b3eabf4ca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b3eabf5660_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabf5480_0, 0, 1;
T_60.3 ;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55b3eaba57e0;
T_61 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eaa4f040_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b3eaa11610_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b3eaa4f360_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b3eaa4f440_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55b3eaa116f0_0;
    %assign/vec4 v0x55b3eaa11610_0, 0;
    %load/vec4 v0x55b3ea98ad30_0;
    %assign/vec4 v0x55b3eaa4f360_0, 0;
    %load/vec4 v0x55b3eaa4f360_0;
    %assign/vec4 v0x55b3eaa4f440_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55b3eaba57e0;
T_62 ;
    %wait E_0x55b3eabd7ae0;
    %load/vec4 v0x55b3eaa11610_0;
    %store/vec4 v0x55b3eaa116f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b3eaa4f280_0, 0, 8;
    %load/vec4 v0x55b3eaa16d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %jmp T_62.3;
T_62.0 ;
    %load/vec4 v0x55b3eaa4f0e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_62.4, 4;
    %load/vec4 v0x55b3ea98abc0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b3eaa116f0_0, 0, 4;
T_62.4 ;
    %jmp T_62.3;
T_62.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55b3eaa4f440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eaa4f280_0, 0, 8;
    %jmp T_62.3;
T_62.3 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55b3eabe98b0;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabeb2b0_0, 0, 16;
    %end;
    .thread T_63;
    .scope S_0x55b3eabe98b0;
T_64 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabeb2b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55b3eabeb2b0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x55b3eabe98b0;
T_65 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabea260_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabeb510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabeb030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabeae70_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x55b3eabeb5f0_0;
    %assign/vec4 v0x55b3eabeb510_0, 0;
    %load/vec4 v0x55b3eabeb110_0;
    %assign/vec4 v0x55b3eabeb030_0, 0;
    %load/vec4 v0x55b3eabeaf50_0;
    %assign/vec4 v0x55b3eabeae70_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55b3eabe98b0;
T_66 ;
    %wait E_0x55b3eabe9d90;
    %load/vec4 v0x55b3eabeb510_0;
    %store/vec4 v0x55b3eabeb5f0_0, 0, 16;
    %load/vec4 v0x55b3eabeb030_0;
    %store/vec4 v0x55b3eabeb110_0, 0, 16;
    %load/vec4 v0x55b3eabeae70_0;
    %store/vec4 v0x55b3eabeaf50_0, 0, 16;
    %load/vec4 v0x55b3eabe9e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %jmp T_66.4;
T_66.0 ;
    %load/vec4 v0x55b3eabea300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.5, 4;
    %load/vec4 v0x55b3eabe9ff0_0;
    %store/vec4 v0x55b3eabeb5f0_0, 0, 16;
T_66.5 ;
    %jmp T_66.4;
T_66.1 ;
    %load/vec4 v0x55b3eabea300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.7, 4;
    %load/vec4 v0x55b3eabe9ff0_0;
    %store/vec4 v0x55b3eabeb110_0, 0, 16;
T_66.7 ;
    %jmp T_66.4;
T_66.2 ;
    %load/vec4 v0x55b3eabea300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.9, 4;
    %load/vec4 v0x55b3eabe9ff0_0;
    %store/vec4 v0x55b3eabeaf50_0, 0, 16;
T_66.9 ;
    %jmp T_66.4;
T_66.4 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55b3ea94ffe0;
T_67 ;
    %wait E_0x55b3ea950170;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55b3eaa40ae0_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaa40cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabd9740_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabd95a0_0, 0, 16;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55b3ea9f1700_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3ea9f17e0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55b3ea9f18a0_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3ea9f1980_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55b3ea9f1a40_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3ea9f1b20_0, 0, 1;
    %load/vec4 v0x55b3eabd9800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabd91d0_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x55b3eabd91d0_0;
    %pad/u 14;
    %store/vec4 v0x55b3eaa40ae0_0, 0, 14;
    %load/vec4 v0x55b3eabd9800_0;
    %store/vec4 v0x55b3eaa40cd0_0, 0, 1;
    %load/vec4 v0x55b3ea9e99c0_0;
    %store/vec4 v0x55b3eabd9740_0, 0, 1;
    %load/vec4 v0x55b3eaab8c60_0;
    %store/vec4 v0x55b3eabd95a0_0, 0, 16;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x55b3eabd9800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabd91d0_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x55b3eabd91d0_0;
    %pad/u 14;
    %store/vec4 v0x55b3ea9f1700_0, 0, 14;
    %load/vec4 v0x55b3eabd9800_0;
    %store/vec4 v0x55b3ea9f17e0_0, 0, 1;
    %load/vec4 v0x55b3eaa7c100_0;
    %store/vec4 v0x55b3eabd9740_0, 0, 1;
    %load/vec4 v0x55b3eaa7c020_0;
    %store/vec4 v0x55b3eabd95a0_0, 0, 16;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x55b3eabd9800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabd91d0_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x55b3eabd91d0_0;
    %pad/u 14;
    %store/vec4 v0x55b3ea9f18a0_0, 0, 14;
    %load/vec4 v0x55b3eabd9800_0;
    %store/vec4 v0x55b3ea9f1980_0, 0, 1;
    %load/vec4 v0x55b3eaa39e30_0;
    %store/vec4 v0x55b3eabd9740_0, 0, 1;
    %load/vec4 v0x55b3eaa39d50_0;
    %store/vec4 v0x55b3eabd95a0_0, 0, 16;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x55b3eabd9800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabd91d0_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x55b3eabd91d0_0;
    %pad/u 14;
    %store/vec4 v0x55b3ea9f1a40_0, 0, 14;
    %load/vec4 v0x55b3eabd9800_0;
    %store/vec4 v0x55b3ea9f1b20_0, 0, 1;
    %load/vec4 v0x55b3eaa40960_0;
    %store/vec4 v0x55b3eabd9740_0, 0, 1;
    %load/vec4 v0x55b3eaa3a090_0;
    %store/vec4 v0x55b3eabd95a0_0, 0, 16;
T_67.6 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55b3eabdce90;
T_68 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabdd720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x55b3eabdd360_0;
    %load/vec4 v0x55b3eabdd7e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabdd530, 0, 4;
T_68.0 ;
    %load/vec4 v0x55b3eabdd5f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabdd530, 4;
    %assign/vec4 v0x55b3eabdd8c0_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55b3eabddd80;
T_69 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabde5e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0x55b3eabde220_0;
    %load/vec4 v0x55b3eabde6a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabde3f0, 0, 4;
T_69.0 ;
    %load/vec4 v0x55b3eabde4b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabde3f0, 4;
    %assign/vec4 v0x55b3eabde780_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55b3eabde960;
T_70 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabdf1e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v0x55b3eabdee20_0;
    %load/vec4 v0x55b3eabdf2a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabdeff0, 0, 4;
T_70.0 ;
    %load/vec4 v0x55b3eabdf0b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabdeff0, 4;
    %assign/vec4 v0x55b3eabdf380_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55b3eabdf560;
T_71 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabdfd30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_71.0, 4;
    %load/vec4 v0x55b3eabdf970_0;
    %load/vec4 v0x55b3eabdfdf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabdfb40, 0, 4;
T_71.0 ;
    %load/vec4 v0x55b3eabdfc00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabdfb40, 4;
    %assign/vec4 v0x55b3eabdfed0_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55b3eabdbf60;
T_72 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabdc850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x55b3eabdc490_0;
    %load/vec4 v0x55b3eabdc910_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabdc660, 0, 4;
T_72.0 ;
    %load/vec4 v0x55b3eabdc720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabdc660, 4;
    %assign/vec4 v0x55b3eabdc9f0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55b3eabdb340;
T_73 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabdbbe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v0x55b3eabdb870_0;
    %load/vec4 v0x55b3eabdbca0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabdba40, 0, 4;
T_73.0 ;
    %load/vec4 v0x55b3eabdbb00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabdba40, 4;
    %assign/vec4 v0x55b3eabdbd80_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55b3eabda900;
T_74 ;
    %wait E_0x55b3eabdb2e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe31a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe0b70_0, 0, 1;
    %load/vec4 v0x55b3eabe00b0_0;
    %parti/s 2, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %jmp T_74.5;
T_74.0 ;
    %load/vec4 v0x55b3eabe05b0_0;
    %store/vec4 v0x55b3eabe31a0_0, 0, 1;
    %jmp T_74.5;
T_74.1 ;
    %load/vec4 v0x55b3eabe05b0_0;
    %store/vec4 v0x55b3eabe35b0_0, 0, 1;
    %jmp T_74.5;
T_74.2 ;
    %load/vec4 v0x55b3eabe05b0_0;
    %store/vec4 v0x55b3eabe20d0_0, 0, 1;
    %jmp T_74.5;
T_74.3 ;
    %load/vec4 v0x55b3eabe05b0_0;
    %store/vec4 v0x55b3eabe0b70_0, 0, 1;
    %jmp T_74.5;
T_74.5 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55b3eabda900;
T_75 ;
    %wait E_0x55b3eabdb1f0;
    %load/vec4 v0x55b3eabe2680_0;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %load/vec4 v0x55b3eabe09f0_0;
    %store/vec4 v0x55b3eabe0ab0_0, 0, 1;
    %load/vec4 v0x55b3eabe1460_0;
    %store/vec4 v0x55b3eabe1540_0, 0, 8;
    %load/vec4 v0x55b3eabe3040_0;
    %store/vec4 v0x55b3eabe30e0_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2e40, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2e40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
    %load/vec4 v0x55b3eabe18c0_0;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2e40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabe1c40_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %load/vec4 v0x55b3eabe1f10_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 799, 0, 10;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x55b3eabe1f10_0;
    %subi 1, 0, 10;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %load/vec4 v0x55b3eabe1c40_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2e40, 4, 0;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x55b3eabe1c40_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
    %load/vec4 v0x55b3eabe18c0_0;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe1700_0;
    %store/vec4 v0x55b3eabe17e0_0, 0, 8;
    %load/vec4 v0x55b3eabe19a0_0;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %load/vec4 v0x55b3eabe12a0_0;
    %store/vec4 v0x55b3eabe1380_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe2a80_0, 0, 1;
    %load/vec4 v0x55b3eabe1100_0;
    %store/vec4 v0x55b3eabe11c0_0, 0, 16;
    %load/vec4 v0x55b3eabe0360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_75.2, 4;
    %load/vec4 v0x55b3eabe1c40_0;
    %store/vec4 v0x55b3eabe0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b3eabe1540_0, 0, 8;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x55b3eabe2680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_75.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_75.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_75.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_75.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_75.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_75.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_75.13, 6;
    %jmp T_75.15;
T_75.4 ;
    %jmp T_75.15;
T_75.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.15;
T_75.6 ;
    %load/vec4 v0x55b3eabe3340_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe3750_0;
    %parti/s 6, 10, 5;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %load/vec4 v0x55b3eabe3340_0;
    %parti/s 4, 11, 5;
    %store/vec4 v0x55b3eabe1380_0, 0, 4;
    %load/vec4 v0x55b3eabe3340_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eabe3750_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x55b3eabe1ff0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55b3eabe1ff0_0;
    %load/vec4 v0x55b3eabe2270_0;
    %parti/s 10, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %load/vec4 v0x55b3eabe1ff0_0;
    %load/vec4 v0x55b3eabe3750_0;
    %parti/s 10, 0, 2;
    %sub;
    %pad/u 8;
    %store/vec4 v0x55b3eabe17e0_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.17;
T_75.16 ;
    %load/vec4 v0x55b3eabe1460_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55b3eabe1540_0, 0, 8;
    %load/vec4 v0x55b3eabe1460_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_75.18, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.19;
T_75.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.19 ;
T_75.17 ;
    %jmp T_75.15;
T_75.7 ;
    %load/vec4 v0x55b3eabe3340_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_75.20, 4;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55b3eabe1620_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55b3eabe1700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 7;
    %add;
    %load/vec4 v0x55b3eabe0cb0_0;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x55b3eabe30e0_0, 0, 18;
    %jmp T_75.21;
T_75.20 ;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55b3eabe1620_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55b3eabe1700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %add;
    %load/vec4 v0x55b3eabe0cb0_0;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x55b3eabe30e0_0, 0, 18;
T_75.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.15;
T_75.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabe2a80_0, 0, 1;
    %load/vec4 v0x55b3eabe28e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_75.22, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %load/vec4 v0x55b3eabe25b0_0;
    %store/vec4 v0x55b3eabe11c0_0, 0, 16;
T_75.22 ;
    %jmp T_75.15;
T_75.9 ;
    %load/vec4 v0x55b3eabe18c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe19a0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 0, 2;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_75.24, 4;
    %load/vec4 v0x55b3eabe12a0_0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
T_75.24 ;
    %load/vec4 v0x55b3eabe19a0_0;
    %pad/u 7;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_75.26, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.27;
T_75.26 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.27 ;
    %jmp T_75.15;
T_75.10 ;
    %load/vec4 v0x55b3eabe18c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe19a0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_75.28, 4;
    %load/vec4 v0x55b3eabe12a0_0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
T_75.28 ;
    %load/vec4 v0x55b3eabe19a0_0;
    %pad/u 7;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_75.30, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.31;
T_75.30 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.31 ;
    %jmp T_75.15;
T_75.11 ;
    %load/vec4 v0x55b3eabe18c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe19a0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_75.32, 4;
    %load/vec4 v0x55b3eabe12a0_0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
T_75.32 ;
    %load/vec4 v0x55b3eabe19a0_0;
    %pad/u 7;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_75.34, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.35;
T_75.34 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.35 ;
    %jmp T_75.15;
T_75.12 ;
    %load/vec4 v0x55b3eabe18c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b3eabe1b60_0, 0, 10;
    %load/vec4 v0x55b3eabe19a0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55b3eabe1a80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2d40, 4, 0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_75.36, 4;
    %load/vec4 v0x55b3eabe12a0_0;
    %load/vec4 v0x55b3eabe1100_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2f40, 4, 0;
T_75.36 ;
    %load/vec4 v0x55b3eabe19a0_0;
    %pad/u 7;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_75.38, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.39;
T_75.38 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.39 ;
    %jmp T_75.15;
T_75.13 ;
    %load/vec4 v0x55b3eabe1460_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55b3eabe1540_0, 0, 8;
    %load/vec4 v0x55b3eabe1460_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_75.40, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
    %jmp T_75.41;
T_75.40 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b3eabe2740_0, 0, 4;
T_75.41 ;
    %jmp T_75.15;
T_75.15 ;
    %pop/vec4 1;
T_75.3 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55b3eabda900;
T_76 ;
    %wait E_0x55b3eabda040;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2b20, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b3eabe2b20, 4, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55b3eabe09f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2b20, 4, 0;
    %load/vec4 v0x55b3eabe1f10_0;
    %load/vec4 v0x55b3eabe1c40_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x55b3eabe2b20, 4, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55b3eabda900;
T_77 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabe0400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabe09f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b3eabe2680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b3eabe1460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b3eabe18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b3eabe1700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b3eabe12a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b3eabe19a0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b3eabe3040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabe1100_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x55b3eabe0ab0_0;
    %assign/vec4 v0x55b3eabe09f0_0, 0;
    %load/vec4 v0x55b3eabe2740_0;
    %assign/vec4 v0x55b3eabe2680_0, 0;
    %load/vec4 v0x55b3eabe1540_0;
    %assign/vec4 v0x55b3eabe1460_0, 0;
    %load/vec4 v0x55b3eabe1b60_0;
    %assign/vec4 v0x55b3eabe18c0_0, 0;
    %load/vec4 v0x55b3eabe17e0_0;
    %assign/vec4 v0x55b3eabe1700_0, 0;
    %load/vec4 v0x55b3eabe1380_0;
    %assign/vec4 v0x55b3eabe12a0_0, 0;
    %load/vec4 v0x55b3eabe1a80_0;
    %assign/vec4 v0x55b3eabe19a0_0, 0;
    %load/vec4 v0x55b3eabe30e0_0;
    %assign/vec4 v0x55b3eabe3040_0, 0;
    %load/vec4 v0x55b3eabe11c0_0;
    %assign/vec4 v0x55b3eabe1100_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55b3eabd9d30;
T_78 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabda580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0x55b3eabda1c0_0;
    %load/vec4 v0x55b3eabda640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b3eabda390, 0, 4;
T_78.0 ;
    %load/vec4 v0x55b3eabda450_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b3eabda390, 4;
    %assign/vec4 v0x55b3eabda720_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55b3eaba5b10;
T_79 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b3eabe8a00_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b3eabe9250_0, 0, 10;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b3eabe8860_0, 0, 6;
    %end;
    .thread T_79;
    .scope S_0x55b3eaba5b10;
T_80 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabe8a00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b3eabe8a00_0, 0;
    %load/vec4 v0x55b3eabe8a00_0;
    %cmpi/e 799, 0, 10;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0x55b3eabe9250_0;
    %cmpi/e 524, 0, 10;
    %jmp/0xz  T_80.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b3eabe9250_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x55b3eabe9250_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55b3eabe9250_0, 0;
T_80.3 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b3eabe8a00_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55b3eaba5b10;
T_81 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabe8940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x55b3eabe8860_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55b3eabe8860_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55b3eaba5b10;
T_82 ;
    %wait E_0x55b3ea94ff80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe5780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabe56b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabe87c0_0, 0, 16;
    %load/vec4 v0x55b3eabe3ff0_0;
    %dup/vec4;
    %pushi/vec4 3840, 0, 12;
    %cmp/x;
    %jmp/1 T_82.0, 4;
    %dup/vec4;
    %pushi/vec4 3839, 255, 12;
    %cmp/x;
    %jmp/1 T_82.1, 4;
    %load/vec4 v0x55b3eabe5610_0;
    %store/vec4 v0x55b3eabe5780_0, 0, 1;
    %jmp T_82.3;
T_82.0 ;
    %load/vec4 v0x55b3eabe8860_0;
    %pad/u 16;
    %store/vec4 v0x55b3eabe87c0_0, 0, 16;
    %jmp T_82.3;
T_82.1 ;
    %load/vec4 v0x55b3eabe5610_0;
    %store/vec4 v0x55b3eabe56b0_0, 0, 1;
    %jmp T_82.3;
T_82.3 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55b3eaba44a0;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaad55d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaa59ce0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b3eaa60860_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaa60a00_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b3eaa59e60_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eaad5810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eaa65e70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eaa65cb0_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x55b3eaba44a0;
T_84 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eaad5750_0;
    %nor/r;
    %assign/vec4 v0x55b3eaad5750_0, 0;
    %load/vec4 v0x55b3eaad54f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b3eaad54f0_0, 0;
    %load/vec4 v0x55b3eaa59c00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55b3eaa59c00_0, 0;
    %load/vec4 v0x55b3eaad5690_0;
    %assign/vec4 v0x55b3eaad55d0_0, 0;
    %load/vec4 v0x55b3eaa59da0_0;
    %assign/vec4 v0x55b3eaa59ce0_0, 0;
    %load/vec4 v0x55b3eaa60920_0;
    %assign/vec4 v0x55b3eaa60860_0, 0;
    %load/vec4 v0x55b3eaa60ac0_0;
    %assign/vec4 v0x55b3eaa60a00_0, 0;
    %load/vec4 v0x55b3eaa59f40_0;
    %assign/vec4 v0x55b3eaa59e60_0, 0;
    %load/vec4 v0x55b3eaa59b20_0;
    %assign/vec4 v0x55b3eaad5810_0, 0;
    %load/vec4 v0x55b3eaad5410_0;
    %assign/vec4 v0x55b3eaa65e70_0, 0;
    %load/vec4 v0x55b3eaa65d90_0;
    %assign/vec4 v0x55b3eaa65cb0_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55b3eaba44a0;
T_85 ;
    %wait E_0x55b3eaa4c510;
    %load/vec4 v0x55b3eaa60860_0;
    %load/vec4 v0x55b3eaad5810_0;
    %pad/u 24;
    %add;
    %store/vec4 v0x55b3eaa60920_0, 0, 24;
    %load/vec4 v0x55b3eaad55d0_0;
    %store/vec4 v0x55b3eaad5690_0, 0, 1;
    %load/vec4 v0x55b3eaa59ce0_0;
    %store/vec4 v0x55b3eaa59da0_0, 0, 1;
    %load/vec4 v0x55b3eaa60a00_0;
    %store/vec4 v0x55b3eaa60ac0_0, 0, 1;
    %load/vec4 v0x55b3eaad54f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v0x55b3eaad55d0_0;
    %nor/r;
    %store/vec4 v0x55b3eaad5690_0, 0, 1;
T_85.0 ;
    %load/vec4 v0x55b3eaa59c00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_85.2, 4;
    %load/vec4 v0x55b3eaa59ce0_0;
    %nor/r;
    %store/vec4 v0x55b3eaa59da0_0, 0, 1;
T_85.2 ;
    %load/vec4 v0x55b3eaa60860_0;
    %cmpi/u 8388607, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_85.4, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55b3eaa60920_0, 0, 24;
    %load/vec4 v0x55b3eaa60a00_0;
    %nor/r;
    %store/vec4 v0x55b3eaa60ac0_0, 0, 1;
T_85.4 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x55b3eaba44a0;
T_86 ;
    %wait E_0x55b3eaa4c480;
    %load/vec4 v0x55b3eaa59e60_0;
    %store/vec4 v0x55b3eaa59f40_0, 0, 64;
    %load/vec4 v0x55b3eaad5690_0;
    %load/vec4 v0x55b3eaad55d0_0;
    %cmp/ne;
    %jmp/0xz  T_86.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b3eaa59f40_0, 0, 64;
    %load/vec4 v0x55b3eaa60a00_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0x55b3eaa65cb0_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0x55b3eaa65e70_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b3eaa59f40_0, 4, 16;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x55b3eaa59da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b3eaa59ce0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x55b3eaa59e60_0;
    %parti/s 63, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b3eaa59f40_0, 0, 64;
T_86.4 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55b3eaba44a0;
T_87 ;
    %wait E_0x55b3eabd8220;
    %load/vec4 v0x55b3eaad5810_0;
    %store/vec4 v0x55b3eaa59b20_0, 0, 16;
    %load/vec4 v0x55b3eaa65e70_0;
    %store/vec4 v0x55b3eaad5410_0, 0, 16;
    %load/vec4 v0x55b3eaa65cb0_0;
    %store/vec4 v0x55b3eaa65d90_0, 0, 16;
    %load/vec4 v0x55b3eaa4c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_87.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_87.1, 6;
    %jmp T_87.3;
T_87.0 ;
    %load/vec4 v0x55b3eaaa52c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_87.4, 4;
    %load/vec4 v0x55b3eaa4c780_0;
    %store/vec4 v0x55b3eaa59b20_0, 0, 16;
T_87.4 ;
    %jmp T_87.3;
T_87.1 ;
    %load/vec4 v0x55b3eaaa52c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_87.6, 4;
    %load/vec4 v0x55b3eaa4c780_0;
    %store/vec4 v0x55b3eaad5410_0, 0, 16;
    %load/vec4 v0x55b3eaa4c780_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x55b3eaa65d90_0, 0, 16;
T_87.6 ;
    %jmp T_87.3;
T_87.3 ;
    %pop/vec4 1;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x55b3eabeb7f0;
T_88 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabecab0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_88.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabed010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabece50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabed8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabedf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabed660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabed4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b3eabedc00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b3eabeddc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b3eabed2e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55b3eabeda40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b3eabecc10_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x55b3eabed200_0;
    %assign/vec4 v0x55b3eabed010_0, 0;
    %load/vec4 v0x55b3eabecf30_0;
    %assign/vec4 v0x55b3eabece50_0, 0;
    %load/vec4 v0x55b3eabed980_0;
    %assign/vec4 v0x55b3eabed8c0_0, 0;
    %load/vec4 v0x55b3eabee040_0;
    %assign/vec4 v0x55b3eabedf80_0, 0;
    %load/vec4 v0x55b3eabed720_0;
    %assign/vec4 v0x55b3eabed660_0, 0;
    %load/vec4 v0x55b3eabed580_0;
    %assign/vec4 v0x55b3eabed4a0_0, 0;
    %load/vec4 v0x55b3eabedce0_0;
    %assign/vec4 v0x55b3eabedc00_0, 0;
    %load/vec4 v0x55b3eabedb20_0;
    %assign/vec4 v0x55b3eabeda40_0, 0;
    %load/vec4 v0x55b3eabedea0_0;
    %assign/vec4 v0x55b3eabeddc0_0, 0;
    %load/vec4 v0x55b3eabed3c0_0;
    %assign/vec4 v0x55b3eabed2e0_0, 0;
    %load/vec4 v0x55b3eabeccd0_0;
    %assign/vec4 v0x55b3eabecc10_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x55b3eabeb7f0;
T_89 ;
    %wait E_0x55b3eabec2d0;
    %load/vec4 v0x55b3eabed010_0;
    %store/vec4 v0x55b3eabed200_0, 0, 16;
    %load/vec4 v0x55b3eabece50_0;
    %store/vec4 v0x55b3eabecf30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabed980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabee040_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabed7e0_0, 0, 16;
    %load/vec4 v0x55b3eabec350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_89.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_89.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %jmp T_89.6;
T_89.0 ;
    %load/vec4 v0x55b3eabecd90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.7, 4;
    %load/vec4 v0x55b3eabec680_0;
    %store/vec4 v0x55b3eabed200_0, 0, 16;
T_89.7 ;
    %jmp T_89.6;
T_89.1 ;
    %load/vec4 v0x55b3eabecd90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.9, 4;
    %load/vec4 v0x55b3eabec680_0;
    %store/vec4 v0x55b3eabecf30_0, 0, 16;
T_89.9 ;
    %jmp T_89.6;
T_89.2 ;
    %load/vec4 v0x55b3eabecd90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.11, 4;
    %load/vec4 v0x55b3eabec680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55b3eabed980_0, 0, 1;
    %load/vec4 v0x55b3eabec680_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x55b3eabee040_0, 0, 1;
T_89.11 ;
    %jmp T_89.6;
T_89.3 ;
    %load/vec4 v0x55b3eabed4a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55b3eabed4a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabed7e0_0, 0, 16;
    %jmp T_89.6;
T_89.4 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x55b3eabed660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabed7e0_0, 0, 16;
    %jmp T_89.6;
T_89.6 ;
    %pop/vec4 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55b3eabeb7f0;
T_90 ;
    %wait E_0x55b3eabdb6d0;
    %load/vec4 v0x55b3eabedc00_0;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %load/vec4 v0x55b3eabed660_0;
    %store/vec4 v0x55b3eabed720_0, 0, 1;
    %load/vec4 v0x55b3eabeda40_0;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %load/vec4 v0x55b3eabeddc0_0;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %load/vec4 v0x55b3eabed2e0_0;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %load/vec4 v0x55b3eabecc10_0;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec9f0_0, 0, 1;
    %load/vec4 v0x55b3eabed4a0_0;
    %store/vec4 v0x55b3eabed580_0, 0, 16;
    %load/vec4 v0x55b3eabedc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_90.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_90.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_90.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %jmp T_90.7;
T_90.0 ;
    %load/vec4 v0x55b3eabed8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabed720_0, 0, 1;
    %pushi/vec4 196608, 0, 24;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %jmp T_90.9;
T_90.8 ;
    %load/vec4 v0x55b3eabedf80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabed720_0, 0, 1;
    %pushi/vec4 11206656, 0, 24;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
T_90.10 ;
T_90.9 ;
    %jmp T_90.7;
T_90.1 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55b3eabec9f0_0, 0, 1;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_90.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
T_90.12 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_90.14, 4;
    %load/vec4 v0x55b3eabed2e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %load/vec4 v0x55b3eabed2e0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_90.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
T_90.16 ;
T_90.14 ;
    %jmp T_90.7;
T_90.2 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55b3eabec9f0_0, 0, 1;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
T_90.18 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_90.20, 4;
    %load/vec4 v0x55b3eabed2e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %load/vec4 v0x55b3eabed2e0_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_90.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %load/vec4 v0x55b3eabece50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55b3eabed010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
T_90.22 ;
T_90.20 ;
    %jmp T_90.7;
T_90.3 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55b3eabec9f0_0, 0, 1;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_90.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
T_90.24 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_90.26, 4;
    %load/vec4 v0x55b3eabed2e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %load/vec4 v0x55b3eabeda40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabedb20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %load/vec4 v0x55b3eabed2e0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_90.28, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
T_90.28 ;
T_90.26 ;
    %jmp T_90.7;
T_90.4 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b3eabedea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabec5e0_0, 0, 1;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_90.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %load/vec4 v0x55b3eabed4a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55b3eabec870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b3eabed580_0, 0, 16;
T_90.30 ;
    %load/vec4 v0x55b3eabeddc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_90.32, 4;
    %load/vec4 v0x55b3eabed2e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b3eabed3c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %load/vec4 v0x55b3eabed2e0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_90.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
T_90.34 ;
T_90.32 ;
    %jmp T_90.7;
T_90.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabed720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b3eabedce0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eabeccd0_0, 0, 1;
    %jmp T_90.7;
T_90.7 ;
    %pop/vec4 1;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55b3eab9e070;
T_91 ;
    %wait E_0x55b3ea9f6e60;
    %load/vec4 v0x55b3eabf7610_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_91.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabf7ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b3eabf7f50_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x55b3eabf8090_0;
    %assign/vec4 v0x55b3eabf7ff0_0, 0;
    %load/vec4 v0x55b3eabf5800_0;
    %assign/vec4 v0x55b3eabf7f50_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55b3eab9e070;
T_92 ;
    %wait E_0x55b3ea972e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf77f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf76b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eabf7c70_0, 0, 1;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf5800_0;
    %dup/vec4;
    %pushi/vec4 4351, 255, 16;
    %cmp/x;
    %jmp/1 T_92.0, 4;
    %dup/vec4;
    %pushi/vec4 4607, 255, 16;
    %cmp/x;
    %jmp/1 T_92.1, 4;
    %dup/vec4;
    %pushi/vec4 4863, 255, 16;
    %cmp/x;
    %jmp/1 T_92.2, 4;
    %dup/vec4;
    %pushi/vec4 5119, 255, 16;
    %cmp/x;
    %jmp/1 T_92.3, 4;
    %dup/vec4;
    %pushi/vec4 5375, 255, 16;
    %cmp/x;
    %jmp/1 T_92.4, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_92.5, 4;
    %dup/vec4;
    %pushi/vec4 16383, 16383, 16;
    %cmp/x;
    %jmp/1 T_92.6, 4;
    %dup/vec4;
    %pushi/vec4 32767, 16383, 16;
    %cmp/x;
    %jmp/1 T_92.7, 4;
    %dup/vec4;
    %pushi/vec4 49151, 16383, 16;
    %cmp/x;
    %jmp/1 T_92.8, 4;
    %dup/vec4;
    %pushi/vec4 65535, 16383, 16;
    %cmp/x;
    %jmp/1 T_92.9, 4;
    %jmp T_92.11;
T_92.0 ;
    %load/vec4 v0x55b3eabf6490_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7d40_0, 0, 1;
    %jmp T_92.11;
T_92.1 ;
    %load/vec4 v0x55b3eabf5d30_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf77f0_0, 0, 1;
    %jmp T_92.11;
T_92.2 ;
    %load/vec4 v0x55b3eabf6140_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7ba0_0, 0, 1;
    %jmp T_92.11;
T_92.3 ;
    %load/vec4 v0x55b3eabf5b50_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf76b0_0, 0, 1;
    %jmp T_92.11;
T_92.4 ;
    %load/vec4 v0x55b3eabf63c0_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7c70_0, 0, 1;
    %jmp T_92.11;
T_92.5 ;
    %load/vec4 v0x55b3eabf5c60_0;
    %store/vec4 v0x55b3eabf8090_0, 0, 16;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7750_0, 0, 1;
    %jmp T_92.11;
T_92.6 ;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7890_0, 0, 1;
    %jmp T_92.11;
T_92.7 ;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7930_0, 0, 1;
    %jmp T_92.11;
T_92.8 ;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7a00_0, 0, 1;
    %jmp T_92.11;
T_92.9 ;
    %load/vec4 v0x55b3eabf82b0_0;
    %store/vec4 v0x55b3eabf7ad0_0, 0, 1;
    %jmp T_92.11;
T_92.11 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55b3eab9e070;
T_93 ;
    %wait E_0x55b3ea9f83d0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %load/vec4 v0x55b3eabf7f50_0;
    %dup/vec4;
    %pushi/vec4 4095, 4095, 16;
    %cmp/x;
    %jmp/1 T_93.0, 4;
    %dup/vec4;
    %pushi/vec4 4351, 255, 16;
    %cmp/x;
    %jmp/1 T_93.1, 4;
    %dup/vec4;
    %pushi/vec4 4607, 255, 16;
    %cmp/x;
    %jmp/1 T_93.2, 4;
    %dup/vec4;
    %pushi/vec4 4863, 255, 16;
    %cmp/x;
    %jmp/1 T_93.3, 4;
    %dup/vec4;
    %pushi/vec4 5119, 255, 16;
    %cmp/x;
    %jmp/1 T_93.4, 4;
    %dup/vec4;
    %pushi/vec4 5375, 255, 16;
    %cmp/x;
    %jmp/1 T_93.5, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_93.6, 4;
    %dup/vec4;
    %pushi/vec4 16383, 16383, 16;
    %cmp/x;
    %jmp/1 T_93.7, 4;
    %dup/vec4;
    %pushi/vec4 32767, 16383, 16;
    %cmp/x;
    %jmp/1 T_93.8, 4;
    %dup/vec4;
    %pushi/vec4 49151, 16383, 16;
    %cmp/x;
    %jmp/1 T_93.9, 4;
    %dup/vec4;
    %pushi/vec4 65535, 16383, 16;
    %cmp/x;
    %jmp/1 T_93.10, 4;
    %jmp T_93.12;
T_93.0 ;
    %load/vec4 v0x55b3eabf62d0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.1 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.2 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.3 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.4 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.5 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.6 ;
    %load/vec4 v0x55b3eabf7ff0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.7 ;
    %load/vec4 v0x55b3eabf5e00_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.8 ;
    %load/vec4 v0x55b3eabf5ed0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.9 ;
    %load/vec4 v0x55b3eabf5fa0_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.10 ;
    %load/vec4 v0x55b3eabf6070_0;
    %store/vec4 v0x55b3eabf6210_0, 0, 16;
    %jmp T_93.12;
T_93.12 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55b3eab3f380;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eac03cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b3eac03f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b3eac03d80_0, 0, 8;
    %end;
    .thread T_94;
    .scope S_0x55b3eab3f380;
T_95 ;
    %delay 50000, 0;
    %load/vec4 v0x55b3eac03cc0_0;
    %nor/r;
    %assign/vec4 v0x55b3eac03cc0_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55b3eab3f380;
T_96 ;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b3eac03f80_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x55b3eab3f380;
T_97 ;
    %vpi_call 2 29 "$dumpfile", "slurm16.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b3eab3f380 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_97;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "slurm16_tb.v";
    "../../src/slurm16.v";
    "../../src/alu.v";
    "../../src/memory_controller.v";
    "../../src/audio.v";
    "../../src/gpio.v";
    "../../src/gfx.v";
    "../../src/gfx_memory_arbiter.v";
    "../../src/bram.v";
    "../../src/sprite_controller.v";
    "../../src/pwm_led.v";
    "../../src/spi_flash.v";
    "../../src/memory.v";
    "../../src/rom.v";
    "../../src/uart.v";
    "../../src/baudgen.v";
    "../../src/uart_tx.v";
    "../../src/pipeline16.v";
    "../../src/register_file.v";
