Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\Adder1b_sch.vf" into library work
Parsing module <Adder1b_sch>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\Mux4to1b4_sch.vf" into library work
Parsing module <Mux4to1b4_sch>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\AddSub1b.vf" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\DisplatSync_sch.vf" into library work
Parsing module <D2_4E_HXILINX_DisplatSync_sch>.
Parsing module <DisplatSync_sch>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\AddSub4b_sch.vf" into library work
Parsing module <AddSub4b_sch>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\ALU4b.vf" into library work
Parsing module <myAnd2b4_MUSER_ALU4b>.
Parsing module <myOr2b4_MUSER_ALU4b>.
Parsing module <ALU4b>.
Analyzing Verilog file "E:\ISE_Program\MyALUTrans\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyALUTrans\Top.v" Line 49: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyALUTrans\Top.v" Line 50: Port Co is not connected to this instance

Elaborating module <Top>.

Elaborating module <clkdiv>.

Elaborating module <pbdebounce>.

Elaborating module <AddSub4b_sch>.

Elaborating module <AddSub1b>.

Elaborating module <Adder1b_sch>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <XOR2>.

Elaborating module <Mux4to1b4_sch>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <ALU4b>.

Elaborating module <myOr2b4_MUSER_ALU4b>.

Elaborating module <OR2>.

Elaborating module <myAnd2b4_MUSER_ALU4b>.

Elaborating module <Mux4to1>.

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "E:\ISE_Program\MyALUTrans\Top.v" Line 54: Assignment to Co ignored, since the identifier is never used

Elaborating module <disp_num>.

Elaborating module <DisplatSync_sch>.

Elaborating module <D2_4E_HXILINX_DisplatSync_sch>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.
WARNING:HDLCompiler:634 - "E:\ISE_Program\MyALUTrans\Top.v" Line 39: Net <C1[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\ISE_Program\MyALUTrans\Top.v".
WARNING:Xst:647 - Input <BTN_Y<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<14:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\ISE_Program\MyALUTrans\Top.v" line 49: Output port <Co> of the instance <m4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyALUTrans\Top.v" line 50: Output port <Co> of the instance <m5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyALUTrans\Top.v" line 54: Output port <Co> of the instance <m7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <C1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\ISE_Program\MyALUTrans\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "E:\ISE_Program\MyALUTrans\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <AddSub4b_sch>.
    Related source file is "E:\ISE_Program\MyALUTrans\AddSub4b_sch.vf".
    Summary:
	no macro.
Unit <AddSub4b_sch> synthesized.

Synthesizing Unit <AddSub1b>.
    Related source file is "E:\ISE_Program\MyALUTrans\AddSub1b.vf".
    Summary:
	no macro.
Unit <AddSub1b> synthesized.

Synthesizing Unit <Adder1b_sch>.
    Related source file is "E:\ISE_Program\MyALUTrans\Adder1b_sch.vf".
    Summary:
	no macro.
Unit <Adder1b_sch> synthesized.

Synthesizing Unit <Mux4to1b4_sch>.
    Related source file is "E:\ISE_Program\MyALUTrans\Mux4to1b4_sch.vf".
    Summary:
	no macro.
Unit <Mux4to1b4_sch> synthesized.

Synthesizing Unit <ALU4b>.
    Related source file is "E:\ISE_Program\MyALUTrans\ALU4b.vf".
    Summary:
	no macro.
Unit <ALU4b> synthesized.

Synthesizing Unit <myOr2b4_MUSER_ALU4b>.
    Related source file is "E:\ISE_Program\MyALUTrans\ALU4b.vf".
WARNING:Xst:647 - Input <B<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <myOr2b4_MUSER_ALU4b> synthesized.

Synthesizing Unit <myAnd2b4_MUSER_ALU4b>.
    Related source file is "E:\ISE_Program\MyALUTrans\ALU4b.vf".
    Summary:
	no macro.
Unit <myAnd2b4_MUSER_ALU4b> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\ISE_Program\MyALUTrans\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\ISE_Program\MyALUTrans\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplatSync_sch>.
    Related source file is "E:\ISE_Program\MyALUTrans\DisplatSync_sch.vf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <DisplatSync_sch> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DisplatSync_sch>.
    Related source file is "E:\ISE_Program\MyALUTrans\DisplatSync_sch.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_DisplatSync_sch> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\ISE_Program\MyALUTrans\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 14
 1-bit register                                        : 7
 32-bit register                                       : 2
 4-bit register                                        : 2
 7-bit register                                        : 3
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Top>, Counter <m0/clkdiv> <m8/XLXI_1/clkdiv> are equivalent, XST will keep only <m0/clkdiv>.
WARNING:Xst:2677 - Node <m0/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <DisplatSync_sch> ...

Optimizing unit <Mux4to1b4_sch> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Optimizing unit <D2_4E_HXILINX_DisplatSync_sch> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 333
#      AND2                        : 125
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 15
#      LUT5                        : 3
#      LUT6                        : 6
#      MUXCY                       : 18
#      OR2                         : 11
#      OR3                         : 15
#      OR4                         : 19
#      VCC                         : 1
#      XOR2                        : 36
#      XORCY                       : 19
# FlipFlops/Latches                : 55
#      FD                          : 55
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  202800     0%  
 Number of Slice LUTs:                   68  out of  101400     0%  
    Number used as Logic:                68  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      30  out of     85    35%  
   Number with an unused LUT:            17  out of     85    20%  
   Number of fully used LUT-FF pairs:    38  out of     85    44%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  24  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m2/pbreg                           | NONE(num_4)            | 4     |
m1/pbreg                           | NONE(num_0)            | 4     |
m3/pbreg                           | NONE(num_9)            | 4     |
m0/clkdiv_17                       | BUFG                   | 24    |
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.399ns (Maximum Frequency: 96.163MHz)
   Minimum input arrival time before clock: 10.223ns
   Maximum output required time after clock: 13.593ns
   Maximum combinational path delay: 13.345ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/pbreg'
  Clock period: 10.399ns (frequency: 96.163MHz)
  Total number of paths / destination ports: 90 / 4
-------------------------------------------------------------------------
Delay:               10.399ns (Levels of Logic = 13)
  Source:            num_4 (FF)
  Destination:       num_7 (FF)
  Source Clock:      m2/pbreg rising
  Destination Clock: m2/pbreg rising

  Data Path: num_4 to num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.282   0.771  num_4 (num_4)
     XOR2:I1->O            3   0.067   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_54 (m6/XLXN_49)
     OR4:I1->O             3   0.067   0.427  m6/XLXI_56 (Result<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B2<3>11 (B2<3>)
     FD:D                      0.011          num_7
    ----------------------------------------
    Total                     10.399ns (1.218ns logic, 9.181ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/pbreg'
  Clock period: 9.606ns (frequency: 104.102MHz)
  Total number of paths / destination ports: 90 / 4
-------------------------------------------------------------------------
Delay:               9.606ns (Levels of Logic = 12)
  Source:            num_0 (FF)
  Destination:       num_3 (FF)
  Source Clock:      m1/pbreg rising
  Destination Clock: m1/pbreg rising

  Data Path: num_0 to num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.282   0.784  num_0 (num_0)
     AND2:I1->O            1   0.067   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_54 (m6/XLXN_49)
     OR4:I1->O             3   0.067   0.427  m6/XLXI_56 (Result<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A2<3>11 (A2<3>)
     FD:D                      0.011          num_3
    ----------------------------------------
    Total                      9.606ns (1.165ns logic, 8.441ns route)
                                       (12.1% logic, 87.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/clkdiv_17'
  Clock period: 2.220ns (frequency: 450.450MHz)
  Total number of paths / destination ports: 63 / 21
-------------------------------------------------------------------------
Delay:               2.220ns (Levels of Logic = 3)
  Source:            m3/pbshift_3 (FF)
  Destination:       m3/pbreg (FF)
  Source Clock:      m0/clkdiv_17 rising
  Destination Clock: m0/clkdiv_17 rising

  Data Path: m3/pbshift_3 to m3/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  m3/pbshift_3 (m3/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  m3/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  m3/pbshift[6]_PWR_3_o_equal_3_o<6> (m3/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  m3/pbreg_rstpot (m3/pbreg_rstpot)
     FD:D                      0.011          m3/pbreg
    ----------------------------------------
    Total                      2.220ns (0.452ns logic, 1.768ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.625ns (frequency: 615.385MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.625ns (Levels of Logic = 20)
  Source:            m0/clkdiv_0 (FF)
  Destination:       m0/clkdiv_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m0/clkdiv_0 to m0/clkdiv_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  m0/clkdiv_0 (m0/clkdiv_0)
     INV:I->O              1   0.067   0.000  m0/Mcount_clkdiv_lut<0>_INV_0 (m0/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m0/Mcount_clkdiv_cy<0> (m0/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<1> (m0/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<2> (m0/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<3> (m0/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<4> (m0/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<5> (m0/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<6> (m0/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<7> (m0/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<8> (m0/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<9> (m0/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<10> (m0/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<11> (m0/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<12> (m0/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<13> (m0/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<14> (m0/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<15> (m0/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_clkdiv_cy<16> (m0/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           0   0.015   0.000  m0/Mcount_clkdiv_cy<17> (m0/Mcount_clkdiv_cy<17>)
     XORCY:CI->O           1   0.320   0.000  m0/Mcount_clkdiv_xor<18> (Result<18>)
     FD:D                      0.011          m0/clkdiv_18
    ----------------------------------------
    Total                      1.625ns (1.226ns logic, 0.399ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/pbreg'
  Total number of paths / destination ports: 191 / 4
-------------------------------------------------------------------------
Offset:              10.151ns (Levels of Logic = 14)
  Source:            SW<2> (PAD)
  Destination:       num_7 (FF)
  Destination Clock: m2/pbreg rising

  Data Path: SW<2> to num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW_2_IBUF (SW_2_IBUF)
     XOR2:I0->O            3   0.053   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_54 (m6/XLXN_49)
     OR4:I1->O             3   0.067   0.427  m6/XLXI_56 (Result<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B2<3>11 (B2<3>)
     FD:D                      0.011          num_7
    ----------------------------------------
    Total                     10.151ns (0.922ns logic, 9.229ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/pbreg'
  Total number of paths / destination ports: 191 / 4
-------------------------------------------------------------------------
Offset:              10.151ns (Levels of Logic = 14)
  Source:            SW<2> (PAD)
  Destination:       num_3 (FF)
  Destination Clock: m1/pbreg rising

  Data Path: SW<2> to num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW_2_IBUF (SW_2_IBUF)
     XOR2:I0->O            3   0.053   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_54 (m6/XLXN_49)
     OR4:I1->O             3   0.067   0.427  m6/XLXI_56 (Result<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A2<3>11 (A2<3>)
     FD:D                      0.011          num_3
    ----------------------------------------
    Total                     10.151ns (0.922ns logic, 9.229ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm3/pbreg'
  Total number of paths / destination ports: 264 / 4
-------------------------------------------------------------------------
Offset:              10.223ns (Levels of Logic = 14)
  Source:            SW<2> (PAD)
  Destination:       num_11 (FF)
  Destination Clock: m3/pbreg rising

  Data Path: SW<2> to num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW_2_IBUF (SW_2_IBUF)
     XOR2:I0->O            3   0.053   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_54 (m6/XLXN_49)
     OR4:I1->O             3   0.067   0.499  m6/XLXI_56 (Result<3>)
     LUT3:I1->O            1   0.053   0.000  Mmux_C2[3]_C[3]_mux_10_OUT<3>11 (C2[3]_C[3]_mux_10_OUT<3>)
     FD:D                      0.011          num_11
    ----------------------------------------
    Total                     10.223ns (0.922ns logic, 9.301ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/clkdiv_17'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 4)
  Source:            BTN_Y<2> (PAD)
  Destination:       m3/pbreg (FF)
  Destination Clock: m0/clkdiv_17 rising

  Data Path: BTN_Y<2> to m3/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  BTN_Y_2_IBUF (BTN_Y_2_IBUF)
     LUT3:I2->O            1   0.053   0.413  m3/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  m3/pbshift[6]_PWR_3_o_equal_3_o<6> (m3/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  m3/pbreg_rstpot (m3/pbreg_rstpot)
     FD:D                      0.011          m3/pbreg
    ----------------------------------------
    Total                      1.749ns (0.170ns logic, 1.579ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 760 / 12
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            m0/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: m0/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.282   0.484  m0/clkdiv_17 (m0/clkdiv_17)
     INV:I->O              2   0.393   0.731  m8/XLXI_2/XLXI_3/XLXI_2 (m8/XLXI_2/XLXI_3/XLXN_6)
     AND2:I1->O            4   0.067   0.745  m8/XLXI_2/XLXI_3/XLXI_5 (m8/XLXI_2/XLXI_3/XLXN_58)
     AND2:I1->O            1   0.067   0.725  m8/XLXI_2/XLXI_3/XLXI_14 (m8/XLXI_2/XLXI_3/XLXN_17)
     OR4:I1->O            11   0.067   0.465  m8/XLXI_2/XLXI_3/XLXI_16 (m8/HEX<1>)
     INV:I->O              8   0.393   0.771  m8/XLXI_3/XLXI_2 (m8/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m8/XLXI_3/AD_18 (m8/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m8/XLXI_3/XLXI_48 (m8/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m8/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.246ns (1.593ns logic, 5.653ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/pbreg'
  Total number of paths / destination ports: 1394 / 7
-------------------------------------------------------------------------
Offset:              12.800ns (Levels of Logic = 16)
  Source:            num_0 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m1/pbreg rising

  Data Path: num_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.282   0.784  num_0 (num_0)
     AND2:I1->O            1   0.067   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.635  m8/XLXI_2/XLXI_3/XLXI_53 (m8/XLXI_2/XLXI_3/XLXN_48)
     OR4:I2->O             8   0.157   0.445  m8/XLXI_2/XLXI_3/XLXI_56 (m8/HEX<3>)
     INV:I->O             11   0.393   0.668  m8/XLXI_3/XLXI_4 (m8/XLXI_3/XLXN_34)
     AND4:I3->O            2   0.190   0.608  m8/XLXI_3/AD_20 (m8/XLXI_3/XLXN_59)
     OR4:I3->O             1   0.190   0.725  m8/XLXI_3/XLXI_50 (m8/XLXI_3/XLXN_76)
     OR2:I1->O             1   0.067   0.399  m8/XLXI_3/XLXI_58 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.800ns (2.031ns logic, 10.769ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm2/pbreg'
  Total number of paths / destination ports: 1394 / 7
-------------------------------------------------------------------------
Offset:              13.593ns (Levels of Logic = 17)
  Source:            num_4 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m2/pbreg rising

  Data Path: num_4 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.282   0.771  num_4 (num_4)
     XOR2:I1->O            3   0.067   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.635  m8/XLXI_2/XLXI_3/XLXI_53 (m8/XLXI_2/XLXI_3/XLXN_48)
     OR4:I2->O             8   0.157   0.445  m8/XLXI_2/XLXI_3/XLXI_56 (m8/HEX<3>)
     INV:I->O             11   0.393   0.668  m8/XLXI_3/XLXI_4 (m8/XLXI_3/XLXN_34)
     AND4:I3->O            2   0.190   0.608  m8/XLXI_3/AD_20 (m8/XLXI_3/XLXN_59)
     OR4:I3->O             1   0.190   0.725  m8/XLXI_3/XLXI_50 (m8/XLXI_3/XLXN_76)
     OR2:I1->O             1   0.067   0.399  m8/XLXI_3/XLXI_58 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     13.593ns (2.084ns logic, 11.509ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm3/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.551ns (Levels of Logic = 7)
  Source:            num_9 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m3/pbreg rising

  Data Path: num_9 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  num_9 (num_9)
     AND2:I0->O            1   0.053   0.602  m8/XLXI_2/XLXI_3/XLXI_12 (m8/XLXI_2/XLXI_3/XLXN_15)
     OR4:I3->O            11   0.190   0.465  m8/XLXI_2/XLXI_3/XLXI_16 (m8/HEX<1>)
     INV:I->O              8   0.393   0.771  m8/XLXI_3/XLXI_2 (m8/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m8/XLXI_3/AD_18 (m8/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m8/XLXI_3/XLXI_48 (m8/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m8/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.551ns (1.242ns logic, 4.309ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2478 / 7
-------------------------------------------------------------------------
Delay:               13.345ns (Levels of Logic = 18)
  Source:            SW<2> (PAD)
  Destination:       SEGMENT<3> (PAD)

  Data Path: SW<2> to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW_2_IBUF (SW_2_IBUF)
     XOR2:I0->O            3   0.053   0.753  m7/XLXI_3/XLXI_1/XLXI_2 (m7/XLXI_3/XLXI_1/XLXN_4)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (m7/XLXI_3/XLXI_1/XLXI_1/XLXN_8)
     OR3:I2->O             3   0.157   0.753  m7/XLXI_3/XLXI_1/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_1)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_2/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_2/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_2)
     AND2:I0->O            1   0.053   0.739  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_3 (m7/XLXI_3/XLXI_3/XLXI_1/XLXN_10)
     OR3:I0->O             3   0.053   0.753  m7/XLXI_3/XLXI_3/XLXI_1/XLXI_7 (m7/XLXI_3/XLXN_3)
     XOR2:I0->O            2   0.053   0.745  m7/XLXI_3/XLXI_4/XLXI_1/XLXI_9 (m7/XLXN_5<3>)
     AND2:I0->O            1   0.053   0.635  m7/XLXI_4/XLXI_53 (m7/XLXI_4/XLXN_48)
     OR4:I2->O             3   0.157   0.753  m7/XLXI_4/XLXI_56 (C<3>)
     AND2:I0->O            1   0.053   0.635  m8/XLXI_2/XLXI_3/XLXI_53 (m8/XLXI_2/XLXI_3/XLXN_48)
     OR4:I2->O             8   0.157   0.445  m8/XLXI_2/XLXI_3/XLXI_56 (m8/HEX<3>)
     INV:I->O             11   0.393   0.668  m8/XLXI_3/XLXI_4 (m8/XLXI_3/XLXN_34)
     AND4:I3->O            2   0.190   0.608  m8/XLXI_3/AD_20 (m8/XLXI_3/XLXN_59)
     OR4:I3->O             1   0.190   0.725  m8/XLXI_3/XLXI_50 (m8/XLXI_3/XLXN_76)
     OR2:I1->O             1   0.067   0.399  m8/XLXI_3/XLXI_58 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     13.345ns (1.788ns logic, 11.557ns route)
                                       (13.4% logic, 86.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.625|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/clkdiv_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clkdiv_17   |    2.220|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/pbreg       |    9.606|         |         |         |
m2/pbreg       |   10.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/pbreg       |    9.606|         |         |         |
m2/pbreg       |   10.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m3/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/pbreg       |    9.678|         |         |         |
m2/pbreg       |   10.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.04 secs
 
--> 

Total memory usage is 4618788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    5 (   0 filtered)

