Protel Design System Design Rule Check
PCB File : C:\Users\vboxuser\Desktop\AP-TE0890-02\TE0890-02\TE0890.PcbDoc
Date     : 2/4/2026
Time     : 7:28:25 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (InPolygon),((OnLayer('Multi-Layer') and IsPad) or OnLayer('L 01') or OnLayer('L 06'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.099mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.001mm) (Max=0.254mm) (Preferred=0.254mm) ((InComponent('LOGO*')))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.254mm) (Preferred=0.19mm) (InNetClass('S50'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=3mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=0.2mm) (MaxHoleWidth=1mm) (PreferredHoleWidth=0.2mm) (MinWidth=0.5mm) (MaxWidth=1.5mm) (PreferedWidth=0.5mm) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.1mm) (Max=0.15mm) (Prefered=0.1mm)  and Width Constraints (Min=0.1mm) (Max=0.15mm) (Prefered=0.1mm) (All)
Rule Violations :0

Processing Rule : SMD To Plane Constraint (Distance=0.1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.2mm) (Air Gap=0.25mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (IsVia)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.124mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=4mm) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.01mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.01mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Length Constraint (Min=21.8mm) (Max=22.2mm) ((InDifferentialPairClass('Lendht22mm')))
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -0.05mm, Vertical Gap = 0.5mm ) (All),(All) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -0.5mm, Vertical Gap = -0.013mm ) (HasFootprint('FIDU-DOT - small') OR HasFootprint('NetTieTOP_D35mm')or HasFootprint('MHole3_2mm')),(All)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -0.5mm, Vertical Gap = -1mm ) ((InComponent('H3'))),((InComponent('U7')))
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -4mm, Vertical Gap = -1mm ) ((InComponent('J2'))),((InComponent('PM2'))) 
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 0
Waived Violations : 0
PCB Health Issues : 0
Time Elapsed        : 00:00:02