
                                    ZeBu (R)
                                      zMem

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zMem -createList -addScript ../../../../additionalZmemCommandFile.tcl -addScript ../../../../utf_generatefiles/zMem_config.tcl -debug -newLatency ../fpga_sram_0000.zmem 

# start time is Wed May 14 18:56:39 2025




# Build Date : May  7 2024 - 21:34:25
# ---------------------------System Context--------------------------- 
# Cpu        16 x bogomips - 5599.99 AMD EPYC 7543 32-Core Processor
#            Load: 5.81 7.36 7.53 6/603 620789
#            Hostname: odcgen-zebu-16cx240g-2615-013   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 241552 MB Free: 79051 MB
#            Swap space: 52223 MB Free Swap space: 41434 MB
#            VmSize: 181 MB VmPeak: 181 MB
# Disk Space Total: 5000 GB Available: 553 GB Used: 4447 GB
#            Free inodes: 11744341
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step DEFINE : Latency is using 4-bits-16-values encoding
#   step DEFINE : Evaluate additionnal script '../../../../additionalZmemCommandFile.tcl'.
set_fpga_family v8 vu19p
automatic_selection -ramlut_to_bram 11
automatic_selection -ramlut -max_blocs 34480
automatic_selection -bram -max_blocs 540
automatic_selection -uram -max_blocs 80
set_max_sys_freq clk_100
#   step DEFINE : Evaluate additionnal script '../../../../utf_generatefiles/zMem_config.tcl'.
enable_bram_dual_port_multiplexed
memory set_global_debug_mode true
#   step DEFINE : Global debug mode is ON
mem new fpga_sram_0000_ZMEM_mem_r auto
#   step DEFINE : New memory : fpga_sram_0000_ZMEM_mem_r
mem depth 256
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r depth 256
mem width 56
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r width    56
mem add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem_port w0 clk w0clk
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
mem_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
mem_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
mem_port w0 we w0we
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
mem_port w0 bie w0bie
#   step DEFINE : Set 'bie' pin name 'w0bie' for port 'w0'.
mem add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
mem_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
mem optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem set_word_length 1
#   step DEFINE : Set word length '1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
mem generate
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'bram' for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'uram' for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'ramlut' for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'zrm' for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step MEMORY CHECK : A memory with type 'zrm' cannot have a 'bie' port.
#   step AUTOMATIC TYPE SELECTION : Cannot choose type 'ZRM'.
#   step AUTOMATIC TYPE SELECTION : Type 'bram' has been chosen for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step MEMORY CHECK : Fast clock used for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step MEMORY CHECK : Fast clock used for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step ZMEM : Non-Optimizable zview instances used in module 'fpga_sram_0000_ZMEM_mem_r'.
#   step MULTI_PORT : Replicating 2 instances to reduce high fanout nets
#   step MEMORY MAPPING :   RAMB36E1    1
#   step RESOURCE CHECK :   REG   198
#   step RESOURCE CHECK :   LUT   149 (RAMLUT: 0)
#   step RESOURCE CHECK :   BRAM  1
#   step RESOURCE CHECK :   URAM  0
#   step FREQUENCY : Worst case frequency of the memory 'fpga_sram_0000_ZMEM_mem_r' would be 12500 kHz
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'fpga_sram_0000_ZMEM_mem_r'.
#   step SERIALIZE : writing netlist 'fpga_sram_0000_ZMEM_mem_r' into znl file 'fpga_sram_0000_ZMEM_mem_r.edf.gz'
#   step SERIALIZE : #bytes in: 37171, #bytes out: 11281, compression ratio: 3.295009
#   step GENERATE : generating vhdl wrapper 'fpga_sram_0000_ZMEM_mem_r.vhd'
#   step GENERATE : generating vhdl wrapper 'fpga_sram_0000_ZMEM_mem_r_bbx.vhd'
#   step GENERATE : generating verilog wrapper 'fpga_sram_0000_ZMEM_mem_r.v'
#   step GENERATE : generating verilog wrapper 'fpga_sram_0000_ZMEM_mem_r_bbx.v'
#   step GENERATE : generating report file 'fpga_sram_0000_ZMEM_mem_r_report.log'

#   exec summary :    0 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.139s, sys 0m0.53s
#   exec summary : Total memory: 501572 kB - RSS memory: 135860 kB - Data memory: 122224 kB
#   exec summary : Successful execution

# end time is Wed May 14 18:56:40 2025
