WARNING:EDK:1430 - Found verilog library and file from XST project file, will be
   skipped!
   line 1: "verilog work "ipcore_dir/LUK_UP1.v"" indicates verilog file ...

Mapping logical library work (line 2) to current logical library
decisiontreeclean_v1_00_a ...
Mapping logical library work (line 11) to current logical library
decisiontreeclean_v1_00_a ...
Mapping logical library work (line 13) to current logical library
decisiontreeclean_v1_00_a ...
WARNING:EDK:1430 - Found verilog library and file from XST project file, will be
   skipped!
   line 14: "verilog work "ipcore_dir/DPRAM_OUTPUT.v"" indicates verilog file
   ...

WARNING:EDK:1430 - Found verilog library and file from XST project file, will be
   skipped!
   line 15: "verilog work "ipcore_dir/DPRAM_INPUT.v"" indicates verilog file ...

Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit decisiontreeclean is
vhdl ...
WARNING:EDK:2221 - Project file
   C:\research\DT_FINAL\XPS\pcores/decisiontreeclean.prj already exists, will be
   overwrite and removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\research\DT_FINAL\XPS\pcores/decisiontreeclean.prj
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/research/DT_FINAL/XPS/pcores/decisiontreeclean_v1_00_a/hdl/vhdl/dt_example_p
ack.vhd" in Library decisiontreeclean_v1_00_a.
Package <DT_EXAMPLE_PACK> compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/research/DT_FINAL/XPS/pcores/decisiontreeclean_v1_00_a/hdl/vhdl/dt_example.v
hd" in Library decisiontreeclean_v1_00_a.
Entity <DT_EXAMPLE> compiled.
Entity <DT_EXAMPLE> (Architecture <RTL>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/research/DT_FINAL/XPS/pcores/decisiontreeclean_v1_00_a/hdl/vhdl/dt_4stage.vh
d" in Library decisiontreeclean_v1_00_a.
Entity <dt_4stage> compiled.
Entity <dt_4stage> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_0
1_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_01_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/research/DT_FINAL/XPS/pcores/decisiontreeclean_v1_00_a/hdl/vhdl/user_logic.v
hd" in Library decisiontreeclean_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/research/DT_FINAL/XPS/pcores/decisiontreeclean_v1_00_a/hdl/vhdl/decisiontree
clean.vhd" in Library decisiontreeclean_v1_00_a.
Entity <decisiontreeclean> compiled.
Entity <decisiontreeclean> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = decisiontreeclean
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\research\DT_FINAL\XPS\pcores\decisiontreeclean.prj : 13
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
INFO:EDK:1470 - Get attribute value 0x200 from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:16) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:4) from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value MEMORY from previous MPD file.
INFO:EDK:1470 - Get attribute value 0x200 from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:16) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:4) from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
Copying file dt_example_pack.vhd to
C:\research\DT_FINAL\XPS\pcores/decisiontreeclean_v1_00_a/hdl/vhdl/ ...
Copying file dt_example.vhd to
C:\research\DT_FINAL\XPS\pcores/decisiontreeclean_v1_00_a/hdl/vhdl/ ...
Copying file dt_4stage.vhd to
C:\research\DT_FINAL\XPS\pcores/decisiontreeclean_v1_00_a/hdl/vhdl/ ...
Copying file user_logic.vhd to
C:\research\DT_FINAL\XPS\pcores/decisiontreeclean_v1_00_a/hdl/vhdl/ ...
Copying file decisiontreeclean.vhd to
C:\research\DT_FINAL\XPS\pcores/decisiontreeclean_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\research\DT_FINAL\XPS\pcores\decisiontreeclean_v1_00_a.

Summary:

  Logical library     : decisiontreeclean_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - decisiontreeclean_v1_00_a\data
  - decisiontreeclean_v1_00_a\hdl
  - decisiontreeclean_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the
decisiontreeclean_v1_00_a\hdl\vhdl directory:

  - dt_example_pack.vhd
  - dt_example.vhd
  - dt_4stage.vhd
  - user_logic.vhd
  - decisiontreeclean.vhd

The following files will be created under the decisiontreeclean_v1_00_a\data
directory:

  - decisiontreeclean_v2_1_0.mpd
  - decisiontreeclean_v2_1_0.pao


