// Seed: 1562972903
module module_0 #(
    parameter id_3 = 32'd99
) (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  assign id_2 = id_1 == -1;
  assign id_2 = -1;
  integer [-1 : 1] _id_3 = id_1 + -1;
  tri0 id_4;
  assign id_4 = id_1 < id_4;
  wire [id_3 : -1] id_5, id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd61
) (
    input tri0 _id_0,
    input wor  id_1,
    input wor  id_2
);
  id_4 :
  assert property (@(posedge id_0 * -1) id_0)
  else $clog2(26);
  ;
  wire id_5;
  logic [id_0 : -1] id_6 = id_4;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  assign modCall_1.id_4 = 0;
  assign id_6 = 1 == -1 + 1'd0;
endmodule
