{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:48:30 2015 " "Info: Processing started: Tue Dec 15 16:48:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub dataPath_tb.v(2) " "Info (10281): Verilog HDL Declaration information at dataPath_tb.v(2): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "dataPath_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath_tb.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Input INPUT dataPath_tb.v(4) " "Info (10281): Verilog HDL Declaration information at dataPath_tb.v(4): object \"Input\" differs only in case from object \"INPUT\" in the same scope" {  } { { "dataPath_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath_tb.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath_tb " "Info: Found entity 1: dataPath_tb" {  } { { "dataPath_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Info: Found entity 1: increment" {  } { { "increment.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/increment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_increment pc_increment instructionCycleOperation.v(8) " "Info (10281): Verilog HDL Declaration information at instructionCycleOperation.v(8): object \"PC_increment\" differs only in case from object \"pc_increment\" in the same scope" {  } { { "instructionCycleOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleoperation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructioncycleoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionCycleOperation " "Info: Found entity 1: instructionCycleOperation" {  } { { "instructionCycleOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionsetoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionSetOperation " "Info: Found entity 1: instructionSetOperation" {  } { { "instructionSetOperation.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memRAM " "Info: Found entity 1: memRAM" {  } { { "memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Info: Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Info: Found entity 1: register_tb" {  } { { "register_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Info: Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/sub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleoperation_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructioncycleoperation_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionCycleOperation_tb " "Info: Found entity 1: instructionCycleOperation_tb" {  } { { "instructionCycleOperation_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memRAM_tb " "Info: Found entity 1: memRAM_tb" {  } { { "memRAM_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRAM_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperation_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionsetoperation_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionSetOperation_tb " "Info: Found entity 1: instructionSetOperation_tb" {  } { { "instructionSetOperation_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Info: Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/sub_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_D dataPath.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at dataPath.v(13): created implicit net for \"RAM_D\"" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Info: Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionCycleOperation instructionCycleOperation:part1 " "Info: Elaborating entity \"instructionCycleOperation\" for hierarchy \"instructionCycleOperation:part1\"" {  } { { "dataPath.v" "part1" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register instructionCycleOperation:part1\|register:eightBitsRegister " "Info: Elaborating entity \"register\" for hierarchy \"instructionCycleOperation:part1\|register:eightBitsRegister\"" {  } { { "instructionCycleOperation.v" "eightBitsRegister" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer instructionCycleOperation:part1\|multiplexer:JMP_mux " "Info: Elaborating entity \"multiplexer\" for hierarchy \"instructionCycleOperation:part1\|multiplexer:JMP_mux\"" {  } { { "instructionCycleOperation.v" "JMP_mux" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register instructionCycleOperation:part1\|register:fiveBitsRegister " "Info: Elaborating entity \"register\" for hierarchy \"instructionCycleOperation:part1\|register:fiveBitsRegister\"" {  } { { "instructionCycleOperation.v" "fiveBitsRegister" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment instructionCycleOperation:part1\|increment:pc_increment " "Info: Elaborating entity \"increment\" for hierarchy \"instructionCycleOperation:part1\|increment:pc_increment\"" {  } { { "instructionCycleOperation.v" "pc_increment" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionCycleOperation.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment.v(6) " "Warning (10230): Verilog HDL assignment warning at increment.v(6): truncated value with size 32 to match size of target (5)" {  } { { "increment.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/increment.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRAM memRAM:part2 " "Info: Elaborating entity \"memRAM\" for hierarchy \"memRAM:part2\"" {  } { { "dataPath.v" "part2" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionSetOperation instructionSetOperation:part3 " "Info: Elaborating entity \"instructionSetOperation\" for hierarchy \"instructionSetOperation:part3\"" {  } { { "dataPath.v" "part3" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer instructionSetOperation:part3\|multiplexer:Asel_mux1 " "Info: Elaborating entity \"multiplexer\" for hierarchy \"instructionSetOperation:part3\|multiplexer:Asel_mux1\"" {  } { { "instructionSetOperation.v" "Asel_mux1" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub instructionSetOperation:part3\|sub:add_sub " "Info: Elaborating entity \"sub\" for hierarchy \"instructionSetOperation:part3\|sub:add_sub\"" {  } { { "instructionSetOperation.v" "add_sub" { Text "C:/Users/Student/Desktop/yen/dataPath/instructionSetOperation.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[0\] GND " "Warning (13410): Pin \"RAM_Q\[0\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[1\] GND " "Warning (13410): Pin \"RAM_Q\[1\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[2\] GND " "Warning (13410): Pin \"RAM_Q\[2\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[3\] GND " "Warning (13410): Pin \"RAM_Q\[3\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[4\] GND " "Warning (13410): Pin \"RAM_Q\[4\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[5\] GND " "Warning (13410): Pin \"RAM_Q\[5\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[6\] GND " "Warning (13410): Pin \"RAM_Q\[6\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RAM_Q\[7\] GND " "Warning (13410): Pin \"RAM_Q\[7\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[4\] " "Info: Register \"instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[3\] " "Info: Register \"instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[2\] " "Info: Register \"instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[1\] " "Info: Register \"instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[0\] " "Info: Register \"instructionCycleOperation:part1\|register:fiveBitsRegister\|out\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:eightBitsRegister\|out\[4\] " "Info: Register \"instructionCycleOperation:part1\|register:eightBitsRegister\|out\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:eightBitsRegister\|out\[3\] " "Info: Register \"instructionCycleOperation:part1\|register:eightBitsRegister\|out\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:eightBitsRegister\|out\[2\] " "Info: Register \"instructionCycleOperation:part1\|register:eightBitsRegister\|out\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:eightBitsRegister\|out\[1\] " "Info: Register \"instructionCycleOperation:part1\|register:eightBitsRegister\|out\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "instructionCycleOperation:part1\|register:eightBitsRegister\|out\[0\] " "Info: Register \"instructionCycleOperation:part1\|register:eightBitsRegister\|out\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/yen/dataPath/dataPath.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/yen/dataPath/dataPath.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JMPmux " "Warning (15610): No output dependent on input pin \"JMPmux\"" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCload " "Warning (15610): No output dependent on input pin \"PCload\"" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Meminst " "Warning (15610): No output dependent on input pin \"Meminst\"" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "Warning (15610): No output dependent on input pin \"MemWr\"" {  } { { "dataPath.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/dataPath.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:48:31 2015 " "Info: Processing ended: Tue Dec 15 16:48:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
