{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in0",["Record",[["arg_input",["Array",16,"BitIn"]]]]],
          ["reset","BitIn"],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]],
          ["valid","Bit"]
        ]],
        "instances":{
          "add_w0_accum$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_z0_w0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "accum_init":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in0_arg_input":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "lakemem_input":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[905], "extent": [900,100], "cycle_stride": [1,8190]},
                             "in2agg_0":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [900,100], "cycle_stride": [1,8190],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0]},
                             "agg2sram_0":{"dimensionality": 2, "cycle_starting_addr":[4], "extent": [225,100], "cycle_stride": [4,0],
                                           "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0],
                                           "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,256]},
                             "sram2tb_0":{"dimensionality": 3, "cycle_starting_addr":[901], "extent": [225,9,100], "cycle_stride": [4,900,8100],
                                          "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,0,256],
                                          "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,0,0]},
                             "tb2out_0":{"dimensionality": 5, "cycle_starting_addr":[905], "extent": [28,28,3,3,100], "cycle_stride": [1,30,900,2730,8190],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,6,1,6,0]}
                         }]}},
          "lakemem_weight":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[505], "extent": [9,100], "cycle_stride": [1,8100]},
                             "in2agg_0":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [9,100], "cycle_stride": [1,30000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0]},
                             "agg2sram_0":{"dimensionality": 2, "cycle_starting_addr":[4], "extent": [3,100], "cycle_stride": [4,30000],
                                           "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0],
                                           "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,256]},
                             "sram2tb_0":{"dimensionality": 2, "cycle_starting_addr":[500], "extent": [3,100], "cycle_stride": [4,30000],
                                          "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,256],
                                          "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0],
                                          "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,0]},
                             "tb2out_0":{"dimensionality": 2, "cycle_starting_addr":[505], "extent": [9,100], "cycle_stride": [1,30000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,0]}
                         }]}},
          "pondmem_weight":{
              "genref":"cgralib.Pond",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"stencil_delay": ["Int", 0],
                         "mode": ["lake"],
                         "config":["Json", {
                             "mode":"pond",
                             "in2regfile":{"dimensionality": 2, "cycle_starting_addr":[505], "extent": [9,100], "cycle_stride": [1,10000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,9]},
                             "regfile2out":{"dimensionality": 2, "cycle_starting_addr":[905], "extent": [900,72], "cycle_stride": [1,900],
                                            "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [0,1]}
                         }]}},
          "lakemem_conv":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 3, "cycle_starting_addr":[9095], "extent": [28,28,100], "cycle_stride": [1,28,60000]},
                             "in2agg_0":{"dimensionality": 3, "cycle_starting_addr":[0], "extent": [28,28,100], "cycle_stride": [1,28,20000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0]},
                             "in2agg_1":{"dimensionality": 5, "cycle_starting_addr":[905], "extent": [28,28,3,3,100], "cycle_stride": [1,30,900,2730,20000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0,0]},
                             "agg2sram_0":{"dimensionality": 3, "cycle_starting_addr":[4], "extent": [7,28,100], "cycle_stride": [4,28,20000],
                                           "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0,0],
                                           "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,7,256]},
                             "agg2sram_1":{"dimensionality": 5, "cycle_starting_addr":[909], "extent": [7,28,3,3,100], "cycle_stride": [4,30,900,2730,20000],
                                           "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0,0,0,0],
                                           "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,7,0,0,256]},
                             "sram2tb_0":{"dimensionality": 5, "cycle_starting_addr":[902], "extent": [7,28,3,3,100], "cycle_stride": [4,30,900,2730,20000],
                                          "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,7,0,0,256],
                                          "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0,0]},
                             "sram2tb_1":{"dimensionality": 3, "cycle_starting_addr":[9092], "extent": [7,28,100], "cycle_stride": [4,28,20000],
                                          "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,7,256],
                                          "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,7,0]},
                             "tb2out_0":{"dimensionality": 5, "cycle_starting_addr":[905], "extent": [28,28,3,3,100], "cycle_stride": [1,30,900,2730,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,0,0,0,0]},
                             "tb2out_1":{"dimensionality": 3, "cycle_starting_addr":[9095], "extent": [28,28,100], "cycle_stride": [1,28,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,28,0]}
                         }]}}
        },
        "connections":[
            ["io16in_in0_arg_input.out","lakemem_input.data_in_0"],
            ["io16in_in0_arg_input.out","lakemem_weight.data_in_0"],
            ["lakemem_input.data_out_0","mul_z0_w0$binop.data.in.0"],
            ["lakemem_weight.data_out_0","pondmem_weight.data_in_pond"],
            ["pondmem_weight.data_out_pond","mul_z0_w0$binop.data.in.1"],
            ["mul_z0_w0$binop.data.out","add_w0_accum$binop.data.in.0"],
            ["accum_init.out","lakemem_conv.data_in_0"],
            ["lakemem_conv.data_out_0","add_w0_accum$binop.data.in.1"],
            ["add_w0_accum$binop.data.out","lakemem_conv.data_in_1"],
            ["lakemem_conv.data_out_1","io16_out_0_0.in"],
            ["lakemem_input.flush","io1in_reset.out"],
            ["lakemem_weight.flush","io1in_reset.out"],
            ["pondmem_weight.flush","io1in_reset.out"],
            ["lakemem_conv.flush","io1in_reset.out"],
            ["lakemem_conv.stencil_valid","io1_valid.in"]
        ]
      }
    }
  }
}
}
