Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Dec 21 22:21:19 2025
| Host         : dt-wypark running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.330       -8.315                     63                10327        0.074        0.000                      0                10327        3.000        0.000                       0                  4477  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.772}      17.544          57.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.330       -8.315                     63                10327        0.074        0.000                      0                10327        8.272        0.000                       0                  4473  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           63  Failing Endpoints,  Worst Slack       -0.330ns,  Total Violation       -8.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_field_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.136ns  (logic 6.340ns (36.999%)  route 10.796ns (63.001%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 15.990 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.526    14.257    INST3/EX_branch_taken
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.381 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.798    15.179    INST3/EX_rs2[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.303 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.921    16.224    INST3/EX_Jump
    SLICE_X50Y29         FDRE                                         r  INST3/EX_field_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.441    15.990    INST3/clk_out1
    SLICE_X50Y29         FDRE                                         r  INST3/EX_field_reg[1]/C
                         clock pessimism              0.564    16.553    
                         clock uncertainty           -0.136    16.418    
    SLICE_X50Y29         FDRE (Setup_fdre_C_R)       -0.524    15.894    INST3/EX_field_reg[1]
  -------------------------------------------------------------------
                         required time                         15.894    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 6.340ns (37.039%)  route 10.777ns (62.961%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.986 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.029    16.205    INST3/ID_branch_prediction[0]
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.437    15.986    INST3/clk_out1
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[25]/C
                         clock pessimism              0.564    16.549    
                         clock uncertainty           -0.136    16.414    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    15.890    INST3/ID_pc_4_reg[25]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -16.205    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 6.340ns (37.039%)  route 10.777ns (62.961%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.986 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.029    16.205    INST3/ID_branch_prediction[0]
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.437    15.986    INST3/clk_out1
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[26]/C
                         clock pessimism              0.564    16.549    
                         clock uncertainty           -0.136    16.414    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    15.890    INST3/ID_pc_4_reg[26]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -16.205    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 6.340ns (37.039%)  route 10.777ns (62.961%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.986 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.029    16.205    INST3/ID_branch_prediction[0]
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.437    15.986    INST3/clk_out1
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[27]/C
                         clock pessimism              0.564    16.549    
                         clock uncertainty           -0.136    16.414    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    15.890    INST3/ID_pc_4_reg[27]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -16.205    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.117ns  (logic 6.340ns (37.039%)  route 10.777ns (62.961%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.986 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          1.029    16.205    INST3/ID_branch_prediction[0]
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.437    15.986    INST3/clk_out1
    SLICE_X46Y29         FDRE                                         r  INST3/ID_pc_4_reg[28]/C
                         clock pessimism              0.564    16.549    
                         clock uncertainty           -0.136    16.414    
    SLICE_X46Y29         FDRE (Setup_fdre_C_R)       -0.524    15.890    INST3/ID_pc_4_reg[28]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -16.205    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 6.340ns (37.273%)  route 10.670ns (62.727%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.921    16.098    INST3/ID_branch_prediction[0]
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[10]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    15.884    INST3/ID_pc_4_reg[10]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 6.340ns (37.273%)  route 10.670ns (62.727%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.921    16.098    INST3/ID_branch_prediction[0]
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[11]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    15.884    INST3/ID_pc_4_reg[11]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 6.340ns (37.273%)  route 10.670ns (62.727%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.921    16.098    INST3/ID_branch_prediction[0]
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[12]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    15.884    INST3/ID_pc_4_reg[12]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 6.340ns (37.273%)  route 10.670ns (62.727%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.697    14.428    INST3/EX_branch_taken
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.501    15.052    INST3/IF_pc[31]_i_5_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.124    15.176 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.921    16.098    INST3/ID_branch_prediction[0]
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X46Y25         FDRE                                         r  INST3/ID_pc_4_reg[9]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    15.884    INST3/ID_pc_4_reg[9]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_RegSrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 6.340ns (37.045%)  route 10.774ns (62.955%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 15.992 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.600    -0.912    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.542 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.673     3.215    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7][5]
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     3.367 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.614     3.981    INST3/INST4/doutb[5]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.332     4.313 r  INST3/INST4/reg_file[31][5]_i_4/O
                         net (fo=1, routed)           0.416     4.730    INST3/INST4/INST10/p_0_in[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.854 r  INST3/INST4/reg_file[31][5]_i_3/O
                         net (fo=1, routed)           0.450     5.304    INST3/INST4/reg_file[31][5]_i_3_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  INST3/INST4/reg_file[31][5]_i_2/O
                         net (fo=37, routed)          0.442     5.870    INST3/WB_rd_write_data[5]
    SLICE_X48Y24         LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  INST3/MEM_ALU_result[5]_i_11/O
                         net (fo=1, routed)           0.402     6.396    INST3/EX_rs2_fwd_data[5]
    SLICE_X49Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.520 r  INST3/MEM_ALU_result[5]_i_6/O
                         net (fo=8, routed)           0.822     7.342    INST3/EX_op2[5]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.466 r  INST3/MEM_ALU_result[7]_i_24/O
                         net (fo=1, routed)           0.000     7.466    INST3/MEM_ALU_result[7]_i_24_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.999 r  INST3/MEM_ALU_result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.999    INST3/MEM_ALU_result_reg[7]_i_19_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.116 r  INST3/MEM_ALU_result_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.116    INST3/MEM_ALU_result_reg[11]_i_19_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.233 r  INST3/MEM_ALU_result_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.233    INST3/MEM_ALU_result_reg[15]_i_19_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.350 r  INST3/MEM_ALU_result_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.350    INST3/MEM_ALU_result_reg[19]_i_20_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  INST3/MEM_ALU_result_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.467    INST3/MEM_ALU_result_reg[23]_i_19_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.782 f  INST3/MEM_ALU_result_reg[27]_i_20/O[3]
                         net (fo=1, routed)           0.714     9.496    INST3/MEM_ALU_result_reg[27]_i_20_n_4
    SLICE_X54Y34         LUT5 (Prop_lut5_I4_O)        0.307     9.803 f  INST3/MEM_ALU_result[27]_i_9/O
                         net (fo=1, routed)           0.000     9.803    INST3/MEM_ALU_result[27]_i_9_n_0
    SLICE_X54Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.044 f  INST3/MEM_ALU_result_reg[27]_i_4/O
                         net (fo=1, routed)           0.758    10.802    INST3/MEM_ALU_result_reg[27]_i_4_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.298    11.100 f  INST3/MEM_ALU_result[27]_i_1/O
                         net (fo=3, routed)           0.801    11.901    INST3/EX_ALU_result[27]
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124    12.025 f  INST3/gh[0]_i_7/O
                         net (fo=1, routed)           0.768    12.793    INST3/gh[0]_i_7_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.917 r  INST3/gh[0]_i_3/O
                         net (fo=1, routed)           0.690    13.607    INST3/gh[0]_i_3_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.526    14.257    INST3/EX_branch_taken
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.381 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.798    15.179    INST3/EX_rs2[0]
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.303 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.899    16.202    INST3/EX_Jump
    SLICE_X49Y32         FDRE                                         r  INST3/EX_RegSrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.443    15.992    INST3/clk_out1
    SLICE_X49Y32         FDRE                                         r  INST3/EX_RegSrc_reg[1]/C
                         clock pessimism              0.564    16.555    
                         clock uncertainty           -0.136    16.420    
    SLICE_X49Y32         FDRE (Setup_fdre_C_R)       -0.429    15.991    INST3/EX_RegSrc_reg[1]
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                         -16.202    
  -------------------------------------------------------------------
                         slack                                 -0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 INST3/MEM_ValidReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_ValidReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.557    -0.624    INST3/clk_out1
    SLICE_X40Y32         FDRE                                         r  INST3/MEM_ValidReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  INST3/MEM_ValidReg_reg[2]/Q
                         net (fo=2, routed)           0.261    -0.222    INST3/MEM_ValidReg[2]
    SLICE_X35Y29         FDRE                                         r  INST3/WB_ValidReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.820    -0.870    INST3/clk_out1
    SLICE_X35Y29         FDRE                                         r  INST3/WB_ValidReg_reg[2]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.070    -0.296    INST3/WB_ValidReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 INST4/RX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/read_frame_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.190ns (41.231%)  route 0.271ns (58.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST4/clk
    SLICE_X35Y20         FDRE                                         r  INST4/RX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  INST4/RX_data_reg[1]/Q
                         net (fo=3, routed)           0.271    -0.217    INST5/RX_data[1]
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.049    -0.168 r  INST5/read_frame[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    INST5/read_frame[25]
    SLICE_X39Y18         FDRE                                         r  INST5/read_frame_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.823    -0.867    INST5/clk
    SLICE_X39Y18         FDRE                                         r  INST5/read_frame_reg[25]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.107    -0.256    INST5/read_frame_reg[25]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 INST4/RX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/read_frame_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.931%)  route 0.268ns (59.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST4/clk
    SLICE_X35Y20         FDRE                                         r  INST4/RX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  INST4/RX_data_reg[2]/Q
                         net (fo=3, routed)           0.268    -0.219    INST5/RX_data[2]
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  INST5/read_frame[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    INST5/read_frame[26]
    SLICE_X39Y18         FDRE                                         r  INST5/read_frame_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.823    -0.867    INST5/clk
    SLICE_X39Y18         FDRE                                         r  INST5/read_frame_reg[26]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.092    -0.271    INST5/read_frame_reg[26]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.189ns (40.244%)  route 0.281ns (59.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.555    -0.626    INST4/clk
    SLICE_X29Y19         FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  INST4/byte_done_reg/Q
                         net (fo=20, routed)          0.281    -0.205    INST5/byte_done
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.048    -0.157 r  INST5/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    INST5/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  INST5/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST5/clk
    SLICE_X37Y19         FDRE                                         r  INST5/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105    -0.259    INST5/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 INST4/RX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.185ns (36.465%)  route 0.322ns (63.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST4/clk
    SLICE_X35Y20         FDRE                                         r  INST4/RX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  INST4/RX_data_reg[3]/Q
                         net (fo=3, routed)           0.322    -0.165    INST5/RX_data[3]
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.044    -0.121 r  INST5/write_frame[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    INST5/write_frame[51]
    SLICE_X42Y20         FDRE                                         r  INST5/write_frame_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST5/clk
    SLICE_X42Y20         FDRE                                         r  INST5/write_frame_reg[51]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.131    -0.233    INST5/write_frame_reg[51]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 INST4/RX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/read_frame_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.206ns (41.879%)  route 0.286ns (58.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST4/clk
    SLICE_X34Y20         FDRE                                         r  INST4/RX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  INST4/RX_data_reg[7]/Q
                         net (fo=4, routed)           0.286    -0.178    INST5/RX_data[7]
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.042    -0.136 r  INST5/read_frame[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    INST5/read_frame[31]
    SLICE_X39Y19         FDRE                                         r  INST5/read_frame_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST5/clk
    SLICE_X39Y19         FDRE                                         r  INST5/read_frame_reg[31]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.107    -0.257    INST5/read_frame_reg[31]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 INST3/MEM_pc_4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_pc_4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.552    -0.629    INST3/clk_out1
    SLICE_X45Y23         FDRE                                         r  INST3/MEM_pc_4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  INST3/MEM_pc_4_reg[9]/Q
                         net (fo=2, routed)           0.056    -0.432    INST3/MEM_pc_4[9]
    SLICE_X45Y23         FDRE                                         r  INST3/WB_pc_4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.819    -0.871    INST3/clk_out1
    SLICE_X45Y23         FDRE                                         r  INST3/WB_pc_4_reg[9]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.071    -0.558    INST3/WB_pc_4_reg[9]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 INST4/RX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.283%)  route 0.274ns (56.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST4/clk
    SLICE_X34Y20         FDRE                                         r  INST4/RX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  INST4/RX_data_reg[6]/Q
                         net (fo=4, routed)           0.274    -0.191    INST5/RX_data[6]
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  INST5/write_frame[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    INST5/write_frame[54]
    SLICE_X40Y20         FDRE                                         r  INST5/write_frame_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST5/clk
    SLICE_X40Y20         FDRE                                         r  INST5/write_frame_reg[54]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.092    -0.272    INST5/write_frame_reg[54]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.228%)  route 0.327ns (63.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.555    -0.626    INST4/clk
    SLICE_X29Y19         FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  INST4/byte_done_reg/Q
                         net (fo=20, routed)          0.327    -0.158    INST5/byte_done
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.045    -0.113 r  INST5/FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    INST5/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  INST5/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST5/clk
    SLICE_X38Y19         FDRE                                         r  INST5/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.121    -0.243    INST5/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 INST3/MEM_pc_imm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_pc_imm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.550    -0.631    INST3/clk_out1
    SLICE_X40Y24         FDRE                                         r  INST3/MEM_pc_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  INST3/MEM_pc_imm_reg[18]/Q
                         net (fo=2, routed)           0.071    -0.419    INST3/MEM_pc_imm[18]
    SLICE_X40Y24         FDRE                                         r  INST3/WB_pc_imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.817    -0.873    INST3/clk_out1
    SLICE_X40Y24         FDRE                                         r  INST3/WB_pc_imm_reg[18]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.076    -0.555    INST3/WB_pc_imm_reg[18]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.772 }
Period(ns):         17.544
Sources:            { INST1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y5      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y5      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       17.544      195.816    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y26     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y26     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y21     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y21     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X45Y13     INST3/BHT_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X45Y13     INST3/BHT_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X47Y13     INST3/BHT_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X47Y13     INST3/BHT_reg[0][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X37Y9      INST3/BHT_reg[100][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X37Y9      INST3/BHT_reg[100][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y26     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y26     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y21     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X52Y21     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X45Y13     INST3/BHT_reg[0][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X45Y13     INST3/BHT_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X47Y13     INST3/BHT_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X47Y13     INST3/BHT_reg[0][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X37Y9      INST3/BHT_reg[100][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X37Y9      INST3/BHT_reg[100][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { INST1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    INST1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.623ns  (logic 7.307ns (37.240%)  route 12.315ns (62.760%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.551    11.343    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.150    11.493 r  INST3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.503    14.996    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    18.720 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.720    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.176ns  (logic 7.295ns (38.045%)  route 11.880ns (61.955%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.581    11.373    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X65Y38         LUT3 (Prop_lut3_I1_O)        0.152    11.525 r  INST3/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.038    14.563    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    18.273 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.273    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.731ns  (logic 7.076ns (37.778%)  route 11.655ns (62.222%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.581    11.373    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X65Y38         LUT3 (Prop_lut3_I1_O)        0.124    11.497 r  INST3/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.813    14.310    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.828 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.828    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.676ns  (logic 7.062ns (37.814%)  route 11.614ns (62.186%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.228    10.020    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X58Y35         LUT3 (Prop_lut3_I1_O)        0.124    10.144 r  INST3/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.125    14.269    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.773 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.773    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.531ns  (logic 7.289ns (39.332%)  route 11.243ns (60.668%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.629    10.420    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.152    10.572 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.353    13.926    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    17.628 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.628    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.343ns  (logic 7.073ns (38.562%)  route 11.269ns (61.438%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.551    11.343    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X63Y38         LUT3 (Prop_lut3_I1_O)        0.124    11.467 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.458    13.924    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.440 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.440    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.320ns  (logic 7.064ns (38.559%)  route 11.256ns (61.441%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.629    10.420    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.124    10.544 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.367    13.911    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.417 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.417    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.219ns  (logic 7.268ns (39.895%)  route 10.950ns (60.105%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.532    10.324    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.118    10.442 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.158    13.599    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    17.316 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.316    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.817ns  (logic 7.263ns (40.766%)  route 10.554ns (59.234%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.552    10.344    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I1_O)        0.118    10.462 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.741    13.202    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    16.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.630ns  (logic 7.067ns (40.083%)  route 10.563ns (59.917%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.609    -0.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.551 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.352     2.903    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][5]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152     3.055 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=11, routed)          1.217     4.271    INST3/INST2/douta[5]
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.332     4.603 r  INST3/INST2/EX_ALUSrc_i_6/O
                         net (fo=14, routed)          1.878     6.482    INST3/INST2_n_36
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.606 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.773     7.379    INST3/ID_ValidReg[1]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.503 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.452     7.955    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.079 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.588     8.667    INST3/INST13/Stall13_out
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.791 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.532    10.324    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.124    10.448 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.771    13.218    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    16.727 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.727    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.372ns (55.161%)  route 1.115ns (44.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.555    -0.626    INST4/clk
    SLICE_X29Y19         FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  INST4/byte_done_reg/Q
                         net (fo=20, routed)          1.115     0.630    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.860 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.860    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST5/TX_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.370ns (53.956%)  route 1.169ns (46.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST5/clk
    SLICE_X38Y20         FDRE                                         r  INST5/TX_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  INST5/TX_enable_reg/Q
                         net (fo=7, routed)           1.169     0.706    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.912 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.912    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.429ns (55.468%)  route 1.147ns (44.532%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST3/clk_out1
    SLICE_X43Y21         FDRE                                         r  INST3/ID_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  INST3/ID_pc_reg[2]/Q
                         net (fo=40, routed)          0.274    -0.226    INST3/ID_pc[2]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.099    -0.127 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.873     0.746    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.948 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.948    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.456ns (56.378%)  route 1.126ns (43.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X44Y21         FDRE                                         r  INST3/ID_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/ID_pc_reg[11]/Q
                         net (fo=36, routed)          0.799     0.312    INST3/ID_pc[11]
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.360 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.688    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     1.955 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.955    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.396ns (51.971%)  route 1.290ns (48.029%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X47Y22         FDRE                                         r  INST3/ID_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/ID_pc_reg[4]/Q
                         net (fo=33, routed)          0.413    -0.073    INST3/ID_pc[4]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.045    -0.028 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.877     0.848    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.058 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.058    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.495ns (54.674%)  route 1.240ns (45.326%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST3/clk_out1
    SLICE_X43Y21         FDRE                                         r  INST3/ID_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  INST3/ID_pc_reg[3]/Q
                         net (fo=39, routed)          0.355    -0.146    INST3/ID_pc[3]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.095    -0.051 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.885     0.834    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.106 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.106    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.393ns (50.536%)  route 1.364ns (49.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X47Y21         FDRE                                         r  INST3/IF_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/IF_pc_reg[6]/Q
                         net (fo=7, routed)           0.208    -0.278    INST3/p_0_in[4]
    SLICE_X43Y20         LUT3 (Prop_lut3_I2_O)        0.045    -0.233 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.156     0.922    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.130 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.130    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.412ns (50.733%)  route 1.371ns (49.267%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X44Y21         FDRE                                         r  INST3/ID_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/ID_pc_reg[10]/Q
                         net (fo=36, routed)          0.959     0.473    INST3/ID_pc[10]
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.518 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.412     0.930    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.156 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.156    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.489ns (50.809%)  route 1.441ns (49.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.553    -0.628    INST3/clk_out1
    SLICE_X43Y21         FDRE                                         r  INST3/ID_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  INST3/ID_pc_reg[7]/Q
                         net (fo=36, routed)          0.314    -0.186    INST3/ID_pc[7]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.097    -0.089 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.127     1.038    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.302 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.302    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.457ns (49.252%)  route 1.502ns (50.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.551    -0.630    INST3/clk_out1
    SLICE_X47Y24         FDRE                                         r  INST3/IF_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  INST3/IF_pc_reg[9]/Q
                         net (fo=7, routed)           1.076     0.587    INST3/p_0_in[7]
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.042     0.629 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.054    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.274     2.329 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.329    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6983 Endpoints
Min Delay          6983 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][22]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][23]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][24]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][27]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][30]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][31]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][33]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.014ns  (logic 1.709ns (10.674%)  route 14.305ns (89.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.516    12.598    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.722 r  INST3/INST2/branch_target_buffer[16][60]_i_1/O
                         net (fo=58, routed)          3.292    16.014    INST3/INST2/branch_target_buffer[16][60]_i_1_n_0
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.505    -1.491    INST3/INST2/clk_out1
    SLICE_X61Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][58]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[16][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.973ns  (logic 1.709ns (10.701%)  route 14.264ns (89.299%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.618    12.699    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124    12.823 r  INST3/INST2/branch_target_buffer[16][60]_i_2/O
                         net (fo=58, routed)          3.150    15.973    INST3/INST2/branch_target_buffer[16][60]_i_2_n_0
    SLICE_X50Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.439    -1.557    INST3/INST2/clk_out1
    SLICE_X50Y61         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[16][25]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[17][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.917ns  (logic 1.703ns (10.701%)  route 14.213ns (89.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.496    11.958    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.082 f  INST3/INST2/branch_target_buffer[16][60]_i_3/O
                         net (fo=10, routed)          0.618    12.699    INST3/INST2/branch_target_buffer[16][60]_i_3_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.118    12.817 r  INST3/INST2/branch_target_buffer[17][60]_i_2/O
                         net (fo=58, routed)          3.099    15.917    INST3/INST2/branch_target_buffer[17][60]_i_2_n_0
    SLICE_X52Y57         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[17][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.441    -1.555    INST3/INST2/clk_out1
    SLICE_X52Y57         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[17][22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.274ns (19.043%)  route 1.166ns (80.957%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.166     1.396    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.441 r  INST3/INST4/reg_file[5][4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    INST3/INST4/reg_file[5][4]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  INST3/INST4/reg_file_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.823    -0.867    INST3/INST4/clk_out1
    SLICE_X31Y31         FDRE                                         r  INST3/INST4/reg_file_reg[5][4]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[224][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.274ns (18.981%)  route 1.171ns (81.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.260     1.445    INST3/INST2_n_13
    SLICE_X29Y14         FDSE                                         r  INST3/BHT_reg[224][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.828    -0.862    INST3/clk_out1
    SLICE_X29Y14         FDSE                                         r  INST3/BHT_reg[224][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[224][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.274ns (18.981%)  route 1.171ns (81.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.260     1.445    INST3/INST2_n_13
    SLICE_X29Y14         FDRE                                         r  INST3/BHT_reg[224][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.828    -0.862    INST3/clk_out1
    SLICE_X29Y14         FDRE                                         r  INST3/BHT_reg[224][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[227][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.274ns (18.981%)  route 1.171ns (81.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.260     1.445    INST3/INST2_n_13
    SLICE_X29Y14         FDSE                                         r  INST3/BHT_reg[227][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.828    -0.862    INST3/clk_out1
    SLICE_X29Y14         FDSE                                         r  INST3/BHT_reg[227][0]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[227][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.274ns (18.981%)  route 1.171ns (81.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.260     1.445    INST3/INST2_n_13
    SLICE_X29Y14         FDRE                                         r  INST3/BHT_reg[227][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.828    -0.862    INST3/clk_out1
    SLICE_X29Y14         FDRE                                         r  INST3/BHT_reg[227][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[228][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.274ns (18.495%)  route 1.209ns (81.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.298     1.483    INST3/INST2_n_13
    SLICE_X33Y17         FDRE                                         r  INST3/BHT_reg[228][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.824    -0.866    INST3/clk_out1
    SLICE_X33Y17         FDRE                                         r  INST3/BHT_reg[228][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[229][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.274ns (18.441%)  route 1.213ns (81.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.302     1.488    INST3/INST2_n_13
    SLICE_X32Y17         FDRE                                         r  INST3/BHT_reg[229][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.824    -0.866    INST3/clk_out1
    SLICE_X32Y17         FDRE                                         r  INST3/BHT_reg[229][1]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/BHT_reg[255][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.274ns (18.441%)  route 1.213ns (81.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.911     1.140    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  INST3/INST2/branch_target_buffer[14][60]_i_1/O
                         net (fo=1064, routed)        0.302     1.488    INST3/INST2_n_13
    SLICE_X32Y17         FDRE                                         r  INST3/BHT_reg[255][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.824    -0.866    INST3/clk_out1
    SLICE_X32Y17         FDRE                                         r  INST3/BHT_reg[255][1]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.266ns (17.864%)  route 1.223ns (82.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           1.092     1.313    INST4/rst_n
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.358 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.131     1.489    INST4/baud_count[5]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  INST4/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST4/clk
    SLICE_X28Y20         FDRE                                         r  INST4/baud_count_reg[0]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST4/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.266ns (17.864%)  route 1.223ns (82.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           1.092     1.313    INST4/rst_n
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.358 r  INST4/baud_count[5]_i_1/O
                         net (fo=6, routed)           0.131     1.489    INST4/baud_count[5]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  INST4/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.822    -0.868    INST4/clk
    SLICE_X28Y20         FDRE                                         r  INST4/baud_count_reg[1]/C





