[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919894 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919894 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919894 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13050922 heartbeat IPC: 0.9871 cumulative IPC: 0.9871 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22104284 heartbeat IPC: 1.105 cumulative IPC: 1.043 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29915397 heartbeat IPC: 1.28 cumulative IPC: 1.111 (Simulation time: 00 hr 04 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35990803 cumulative IPC: 1.111 (Simulation time: 00 hr 05 min 26 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35990803 cumulative IPC: 1.111 (Simulation time: 00 hr 05 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.111 instructions: 40000000 cycles: 35990803
CPU 0 Branch Prediction Accuracy: 94.31% MPKI: 12.64 Average ROB Occupancy at Mispredict: 39.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.85
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331486 HIT:     329938 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331486 HIT:     329938 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875309 HIT:     831213 MISS:      44096 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711658 HIT:     678862 MISS:      32796 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43578 HIT:      35376 MISS:       8202 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116855 HIT:     116774 MISS:         81 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        201 MISS:       3017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4594919 HIT:    4181397 MISS:     413522 MSHR_MERGE:     106876
cpu0->cpu0_L1I LOAD         ACCESS:    4594919 HIT:    4181397 MISS:     413522 MSHR_MERGE:     106876
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.114 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14293585 HIT:   13682172 MISS:     611413 MSHR_MERGE:     159605
cpu0->cpu0_L1D LOAD         ACCESS:    7956978 HIT:    7464164 MISS:     492814 MSHR_MERGE:      87802
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333140 HIT:    6217766 MISS:     115374 MSHR_MERGE:      71796
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        242 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4028009 HIT:    3928190 MISS:      99819 MSHR_MERGE:      62739
cpu0->cpu0_ITLB LOAD         ACCESS:    4028009 HIT:    3928190 MISS:      99819 MSHR_MERGE:      62739
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.804 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13557389 HIT:   13180002 MISS:     377387 MSHR_MERGE:      82981
cpu0->cpu0_DTLB LOAD         ACCESS:   13557389 HIT:   13180002 MISS:     377387 MSHR_MERGE:      82981
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.619 cycles
cpu0->LLC TOTAL        ACCESS:      58352 HIT:      42396 MISS:      15956 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32796 HIT:      23810 MISS:       8986 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8202 HIT:       5441 MISS:       2761 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14337 HIT:      11543 MISS:       2794 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3017 HIT:       1602 MISS:       1415 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        671
  ROW_BUFFER_MISS:      12491
  AVG DBUS CONGESTED CYCLE: 15.84
Channel 0 WQ ROW_BUFFER_HIT:        384
  ROW_BUFFER_MISS:       2262
  FULL:          0
Channel 0 REFRESHES ISSUED:       2999
