Classic Timing Analyzer report for SSP
Wed Oct 19 20:53:02 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                 ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.483 ns                         ; a_select_in[1]       ; result[0]~reg0  ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.691 ns                         ; b_select_out[0]~reg0 ; b_select_out[0] ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.374 ns                        ; a_select_in[0]       ; result[0]~reg0  ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 167.59 MHz ( period = 5.967 ns ) ; a_score[1]           ; result[0]~reg0  ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                      ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 167.59 MHz ( period = 5.967 ns )               ; a_score[1]       ; result[1]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.258 ns                ;
; N/A   ; 167.59 MHz ( period = 5.967 ns )               ; a_score[1]       ; result[0]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.258 ns                ;
; N/A   ; 168.75 MHz ( period = 5.926 ns )               ; game_state.judge ; result[1]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.217 ns                ;
; N/A   ; 168.75 MHz ( period = 5.926 ns )               ; game_state.judge ; result[0]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.217 ns                ;
; N/A   ; 171.64 MHz ( period = 5.826 ns )               ; a_score[0]       ; result[1]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.117 ns                ;
; N/A   ; 171.64 MHz ( period = 5.826 ns )               ; a_score[0]       ; result[0]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.117 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns )               ; b_score[0]       ; result[1]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.044 ns                ;
; N/A   ; 173.82 MHz ( period = 5.753 ns )               ; b_score[0]       ; result[0]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.044 ns                ;
; N/A   ; 184.33 MHz ( period = 5.425 ns )               ; b_score[1]       ; result[1]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 184.33 MHz ( period = 5.425 ns )               ; b_score[1]       ; result[0]~reg0       ; clk_in     ; clk_in   ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 198.33 MHz ( period = 5.042 ns )               ; game_state.b     ; b_select_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 4.333 ns                ;
; N/A   ; 198.33 MHz ( period = 5.042 ns )               ; game_state.b     ; b_select_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 4.333 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns )               ; game_state.b     ; game_state.a         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.796 ns                ;
; N/A   ; 229.20 MHz ( period = 4.363 ns )               ; game_state.judge ; game_state.b         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.654 ns                ;
; N/A   ; 232.67 MHz ( period = 4.298 ns )               ; game_state.judge ; b_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.589 ns                ;
; N/A   ; 232.83 MHz ( period = 4.295 ns )               ; game_state.judge ; b_score[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.586 ns                ;
; N/A   ; 233.05 MHz ( period = 4.291 ns )               ; game_state.judge ; a_score[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.582 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; game_state.judge ; a_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 239.23 MHz ( period = 4.180 ns )               ; game_state.a     ; game_state.a         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.471 ns                ;
; N/A   ; 240.04 MHz ( period = 4.166 ns )               ; game_state.b     ; game_state.judge     ; clk_in     ; clk_in   ; None                        ; None                      ; 3.457 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; game_state.judge ; a_score_out[0]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; game_state.judge ; a_score_out[1]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; game_state.judge ; b_score_out[0]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; game_state.judge ; b_score_out[1]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns )               ; game_state.b     ; game_state.b         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.329 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns )               ; a_score[1]       ; a_score_out[1]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 250.31 MHz ( period = 3.995 ns )               ; game_state.s0    ; game_state.a         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.286 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; a_score[1]       ; a_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.250 ns                ;
; N/A   ; 257.93 MHz ( period = 3.877 ns )               ; a_score[0]       ; a_score_out[0]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; b_score[1]       ; b_score_out[1]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; game_state.a     ; a_select_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; game_state.a     ; a_select_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; game_state.a     ; game_state.b         ; clk_in     ; clk_in   ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 267.59 MHz ( period = 3.737 ns )               ; b_score[0]       ; b_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; game_state.judge ; game_state.a         ; clk_in     ; clk_in   ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; game_state.judge ; game_state.s0        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns )               ; b_score[0]       ; b_score_out[0]~reg0  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 280.27 MHz ( period = 3.568 ns )               ; game_state.b     ; game_state.s0        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; game_state.s0    ; game_state.b         ; clk_in     ; clk_in   ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; game_state.a     ; game_state.s0        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; game_state.s0    ; game_state.s0        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; b_score[0]       ; b_score[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a_score[0]       ; a_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a_score[0]       ; a_score[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; game_state.judge ; game_state.judge     ; clk_in     ; clk_in   ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; b_score[1]       ; b_score[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 1.536 ns                ;
+-------+------------------------------------------------+------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+----------------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                   ; To Clock ;
+-------+--------------+------------+----------------+----------------------+----------+
; N/A   ; None         ; 6.483 ns   ; a_select_in[1] ; result[1]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.483 ns   ; a_select_in[1] ; result[0]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.340 ns   ; b_select_in[0] ; result[1]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.340 ns   ; b_select_in[0] ; result[0]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.053 ns   ; a_select_in[0] ; result[1]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.053 ns   ; a_select_in[0] ; result[0]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.016 ns   ; b_select_in[1] ; result[1]~reg0       ; clk_in   ;
; N/A   ; None         ; 6.016 ns   ; b_select_in[1] ; result[0]~reg0       ; clk_in   ;
; N/A   ; None         ; 5.295 ns   ; a_select_in[1] ; b_score[1]           ; clk_in   ;
; N/A   ; None         ; 5.199 ns   ; b_select_in[0] ; b_score[1]           ; clk_in   ;
; N/A   ; None         ; 4.777 ns   ; a_select_in[1] ; b_score[0]           ; clk_in   ;
; N/A   ; None         ; 4.681 ns   ; b_select_in[0] ; b_score[0]           ; clk_in   ;
; N/A   ; None         ; 4.669 ns   ; b_select_in[1] ; b_score[1]           ; clk_in   ;
; N/A   ; None         ; 4.600 ns   ; a_select_in[0] ; b_score[1]           ; clk_in   ;
; N/A   ; None         ; 4.166 ns   ; a_ok           ; game_state.a         ; clk_in   ;
; N/A   ; None         ; 4.151 ns   ; b_select_in[1] ; b_score[0]           ; clk_in   ;
; N/A   ; None         ; 4.082 ns   ; a_select_in[0] ; b_score[0]           ; clk_in   ;
; N/A   ; None         ; 3.893 ns   ; b_ok           ; b_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.893 ns   ; b_ok           ; b_select_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.868 ns   ; b_ok           ; game_state.a         ; clk_in   ;
; N/A   ; None         ; 3.699 ns   ; a_ok           ; game_state.b         ; clk_in   ;
; N/A   ; None         ; 3.461 ns   ; a_select_in[1] ; a_score[1]           ; clk_in   ;
; N/A   ; None         ; 3.460 ns   ; a_select_in[1] ; a_score[0]           ; clk_in   ;
; N/A   ; None         ; 3.401 ns   ; b_ok           ; game_state.b         ; clk_in   ;
; N/A   ; None         ; 3.375 ns   ; ready          ; game_state.a         ; clk_in   ;
; N/A   ; None         ; 3.318 ns   ; b_select_in[0] ; a_score[1]           ; clk_in   ;
; N/A   ; None         ; 3.317 ns   ; b_select_in[0] ; a_score[0]           ; clk_in   ;
; N/A   ; None         ; 3.273 ns   ; reset          ; b_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.273 ns   ; reset          ; b_select_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.229 ns   ; a_ok           ; game_state.s0        ; clk_in   ;
; N/A   ; None         ; 3.163 ns   ; a_ok           ; a_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.163 ns   ; a_ok           ; a_select_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 3.031 ns   ; ready          ; game_state.s0        ; clk_in   ;
; N/A   ; None         ; 3.031 ns   ; a_select_in[0] ; a_score[1]           ; clk_in   ;
; N/A   ; None         ; 3.030 ns   ; a_select_in[0] ; a_score[0]           ; clk_in   ;
; N/A   ; None         ; 3.013 ns   ; reset          ; a_score_out[0]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.013 ns   ; reset          ; a_score_out[1]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.013 ns   ; reset          ; b_score_out[0]~reg0  ; clk_in   ;
; N/A   ; None         ; 3.013 ns   ; reset          ; b_score_out[1]~reg0  ; clk_in   ;
; N/A   ; None         ; 2.994 ns   ; b_select_in[1] ; a_score[1]           ; clk_in   ;
; N/A   ; None         ; 2.993 ns   ; b_select_in[1] ; a_score[0]           ; clk_in   ;
; N/A   ; None         ; 2.931 ns   ; b_ok           ; game_state.s0        ; clk_in   ;
; N/A   ; None         ; 2.908 ns   ; ready          ; game_state.b         ; clk_in   ;
; N/A   ; None         ; 2.899 ns   ; reset          ; a_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 2.899 ns   ; reset          ; a_select_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 2.637 ns   ; b_select_in[0] ; b_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 2.286 ns   ; a_select_in[0] ; a_select_out[0]~reg0 ; clk_in   ;
; N/A   ; None         ; 2.183 ns   ; a_select_in[1] ; a_select_out[1]~reg0 ; clk_in   ;
; N/A   ; None         ; 2.053 ns   ; b_ok           ; game_state.judge     ; clk_in   ;
; N/A   ; None         ; 2.038 ns   ; b_select_in[1] ; b_select_out[1]~reg0 ; clk_in   ;
+-------+--------------+------------+----------------+----------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+----------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To              ; From Clock ;
+-------+--------------+------------+----------------------+-----------------+------------+
; N/A   ; None         ; 9.691 ns   ; b_select_out[0]~reg0 ; b_select_out[0] ; clk_in     ;
; N/A   ; None         ; 9.437 ns   ; b_select_out[1]~reg0 ; b_select_out[1] ; clk_in     ;
; N/A   ; None         ; 8.909 ns   ; a_score_out[1]~reg0  ; a_score_out[1]  ; clk_in     ;
; N/A   ; None         ; 8.876 ns   ; a_score_out[0]~reg0  ; a_score_out[0]  ; clk_in     ;
; N/A   ; None         ; 8.840 ns   ; b_score_out[0]~reg0  ; b_score_out[0]  ; clk_in     ;
; N/A   ; None         ; 8.404 ns   ; b_score_out[1]~reg0  ; b_score_out[1]  ; clk_in     ;
; N/A   ; None         ; 8.373 ns   ; result[1]~reg0       ; result[1]       ; clk_in     ;
; N/A   ; None         ; 8.355 ns   ; a_select_out[1]~reg0 ; a_select_out[1] ; clk_in     ;
; N/A   ; None         ; 8.322 ns   ; a_select_out[0]~reg0 ; a_select_out[0] ; clk_in     ;
; N/A   ; None         ; 7.160 ns   ; result[0]~reg0       ; result[0]       ; clk_in     ;
+-------+--------------+------------+----------------------+-----------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+----------------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                   ; To Clock ;
+---------------+-------------+-----------+----------------+----------------------+----------+
; N/A           ; None        ; -1.374 ns ; a_select_in[0] ; result[0]~reg0       ; clk_in   ;
; N/A           ; None        ; -1.391 ns ; b_select_in[1] ; result[0]~reg0       ; clk_in   ;
; N/A           ; None        ; -1.484 ns ; b_select_in[1] ; b_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -1.499 ns ; b_ok           ; game_state.judge     ; clk_in   ;
; N/A           ; None        ; -1.629 ns ; a_select_in[1] ; a_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -1.688 ns ; b_select_in[0] ; result[0]~reg0       ; clk_in   ;
; N/A           ; None        ; -1.732 ns ; a_select_in[0] ; a_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -1.927 ns ; a_select_in[1] ; result[0]~reg0       ; clk_in   ;
; N/A           ; None        ; -2.083 ns ; b_select_in[0] ; b_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.345 ns ; reset          ; a_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.345 ns ; reset          ; a_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.354 ns ; ready          ; game_state.b         ; clk_in   ;
; N/A           ; None        ; -2.377 ns ; b_ok           ; game_state.s0        ; clk_in   ;
; N/A           ; None        ; -2.423 ns ; b_select_in[1] ; result[1]~reg0       ; clk_in   ;
; N/A           ; None        ; -2.439 ns ; b_select_in[1] ; a_score[0]           ; clk_in   ;
; N/A           ; None        ; -2.440 ns ; b_select_in[1] ; a_score[1]           ; clk_in   ;
; N/A           ; None        ; -2.458 ns ; a_select_in[0] ; result[1]~reg0       ; clk_in   ;
; N/A           ; None        ; -2.459 ns ; reset          ; a_score_out[0]~reg0  ; clk_in   ;
; N/A           ; None        ; -2.459 ns ; reset          ; a_score_out[1]~reg0  ; clk_in   ;
; N/A           ; None        ; -2.459 ns ; reset          ; b_score_out[0]~reg0  ; clk_in   ;
; N/A           ; None        ; -2.459 ns ; reset          ; b_score_out[1]~reg0  ; clk_in   ;
; N/A           ; None        ; -2.476 ns ; a_select_in[0] ; a_score[0]           ; clk_in   ;
; N/A           ; None        ; -2.477 ns ; ready          ; game_state.s0        ; clk_in   ;
; N/A           ; None        ; -2.477 ns ; a_select_in[0] ; a_score[1]           ; clk_in   ;
; N/A           ; None        ; -2.609 ns ; a_ok           ; a_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.609 ns ; a_ok           ; a_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.675 ns ; a_ok           ; game_state.s0        ; clk_in   ;
; N/A           ; None        ; -2.719 ns ; reset          ; b_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.719 ns ; reset          ; b_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -2.748 ns ; b_select_in[0] ; result[1]~reg0       ; clk_in   ;
; N/A           ; None        ; -2.763 ns ; b_select_in[0] ; a_score[0]           ; clk_in   ;
; N/A           ; None        ; -2.764 ns ; b_select_in[0] ; a_score[1]           ; clk_in   ;
; N/A           ; None        ; -2.821 ns ; ready          ; game_state.a         ; clk_in   ;
; N/A           ; None        ; -2.847 ns ; b_ok           ; game_state.b         ; clk_in   ;
; N/A           ; None        ; -2.889 ns ; a_select_in[1] ; result[1]~reg0       ; clk_in   ;
; N/A           ; None        ; -2.890 ns ; a_ok           ; game_state.b         ; clk_in   ;
; N/A           ; None        ; -2.906 ns ; a_select_in[1] ; a_score[0]           ; clk_in   ;
; N/A           ; None        ; -2.907 ns ; a_select_in[1] ; a_score[1]           ; clk_in   ;
; N/A           ; None        ; -2.953 ns ; b_ok           ; game_state.a         ; clk_in   ;
; N/A           ; None        ; -3.251 ns ; a_ok           ; game_state.a         ; clk_in   ;
; N/A           ; None        ; -3.339 ns ; b_ok           ; b_select_out[0]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.339 ns ; b_ok           ; b_select_out[1]~reg0 ; clk_in   ;
; N/A           ; None        ; -3.528 ns ; a_select_in[0] ; b_score[0]           ; clk_in   ;
; N/A           ; None        ; -3.597 ns ; b_select_in[1] ; b_score[0]           ; clk_in   ;
; N/A           ; None        ; -4.046 ns ; a_select_in[0] ; b_score[1]           ; clk_in   ;
; N/A           ; None        ; -4.115 ns ; b_select_in[1] ; b_score[1]           ; clk_in   ;
; N/A           ; None        ; -4.127 ns ; b_select_in[0] ; b_score[0]           ; clk_in   ;
; N/A           ; None        ; -4.223 ns ; a_select_in[1] ; b_score[0]           ; clk_in   ;
; N/A           ; None        ; -4.645 ns ; b_select_in[0] ; b_score[1]           ; clk_in   ;
; N/A           ; None        ; -4.741 ns ; a_select_in[1] ; b_score[1]           ; clk_in   ;
+---------------+-------------+-----------+----------------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 19 20:53:02 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 167.59 MHz between source register "a_score[1]" and destination register "result[1]~reg0" (period= 5.967 ns)
    Info: + Longest register to register delay is 5.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'a_score[1]'
        Info: 2: + IC(0.927 ns) + CELL(0.914 ns) = 1.841 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'result[0]~26'
        Info: 3: + IC(0.744 ns) + CELL(0.740 ns) = 3.325 ns; Loc. = LC_X4_Y7_N7; Fanout = 2; COMB Node = 'result[0]~29'
        Info: 4: + IC(0.690 ns) + CELL(1.243 ns) = 5.258 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'result[1]~reg0'
        Info: Total cell delay = 2.897 ns ( 55.10 % )
        Info: Total interconnect delay = 2.361 ns ( 44.90 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 18; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'result[1]~reg0'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 18; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'a_score[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "result[1]~reg0" (data pin = "a_select_in[1]", clock pin = "clk_in") is 6.483 ns
    Info: + Longest pin to register delay is 9.831 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_72; Fanout = 5; PIN Node = 'a_select_in[1]'
        Info: 2: + IC(4.107 ns) + CELL(0.200 ns) = 5.439 ns; Loc. = LC_X4_Y7_N3; Fanout = 3; COMB Node = 'result[0]~25'
        Info: 3: + IC(0.775 ns) + CELL(0.200 ns) = 6.414 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'result[0]~26'
        Info: 4: + IC(0.744 ns) + CELL(0.740 ns) = 7.898 ns; Loc. = LC_X4_Y7_N7; Fanout = 2; COMB Node = 'result[0]~29'
        Info: 5: + IC(0.690 ns) + CELL(1.243 ns) = 9.831 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'result[1]~reg0'
        Info: Total cell delay = 3.515 ns ( 35.75 % )
        Info: Total interconnect delay = 6.316 ns ( 64.25 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 18; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; REG Node = 'result[1]~reg0'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
Info: tco from clock "clk_in" to destination pin "b_select_out[0]" through register "b_select_out[0]~reg0" is 9.691 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 18; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N6; Fanout = 1; REG Node = 'b_select_out[0]~reg0'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N6; Fanout = 1; REG Node = 'b_select_out[0]~reg0'
        Info: 2: + IC(3.312 ns) + CELL(2.322 ns) = 5.634 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'b_select_out[0]'
        Info: Total cell delay = 2.322 ns ( 41.21 % )
        Info: Total interconnect delay = 3.312 ns ( 58.79 % )
Info: th for register "result[0]~reg0" (data pin = "a_select_in[0]", clock pin = "clk_in") is -1.374 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 18; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y7_N2; Fanout = 1; REG Node = 'result[0]~reg0'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.276 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_14; Fanout = 5; PIN Node = 'a_select_in[0]'
        Info: 2: + IC(2.961 ns) + CELL(1.183 ns) = 5.276 ns; Loc. = LC_X4_Y7_N2; Fanout = 1; REG Node = 'result[0]~reg0'
        Info: Total cell delay = 2.315 ns ( 43.88 % )
        Info: Total interconnect delay = 2.961 ns ( 56.12 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Wed Oct 19 20:53:02 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


