set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {data_mem_rv32i.vo data_mem_rv32i_v.sdo}}
}
