module output_check_1(
input [1:0]SW,
output [9:0]LEDR

);


lab1_ser inst1 (SW[0], SW[1], LEDR[9:0]);

endmodule