<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="top_module.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Baud_rate_generator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Baud_rate_generator_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="apb_slave_interface_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="spi_shifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_shifter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_block.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_block.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_block.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_block.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_block.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_block.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_block.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_block.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_block_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_block_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_block_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_block_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_block_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_module_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1755591505" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1755591505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1756195581" xil_pn:in_ck="8947802286076307652" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1756195581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/Baud_rate_generator.v"/>
      <outfile xil_pn:name="../../rtl/apb_slave_interface.v"/>
      <outfile xil_pn:name="../../rtl/spi_shifter.v"/>
      <outfile xil_pn:name="../../rtl/spi_slave_select.v"/>
      <outfile xil_pn:name="../../rtl/top_block.v"/>
      <outfile xil_pn:name="../../tb/top_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1755850282" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3644535206932581769" xil_pn:start_ts="1755850282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755850282" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3706587297958108981" xil_pn:start_ts="1755850282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755591505" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3055134309573064639" xil_pn:start_ts="1755591505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1756195581" xil_pn:in_ck="8947802286076307652" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1756195581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/Baud_rate_generator.v"/>
      <outfile xil_pn:name="../../rtl/apb_slave_interface.v"/>
      <outfile xil_pn:name="../../rtl/spi_shifter.v"/>
      <outfile xil_pn:name="../../rtl/spi_slave_select.v"/>
      <outfile xil_pn:name="../../rtl/top_block.v"/>
      <outfile xil_pn:name="../../tb/top_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1756195583" xil_pn:in_ck="8947802286076307652" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1320046237872724318" xil_pn:start_ts="1756195581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_block_tb_beh.prj"/>
      <outfile xil_pn:name="top_block_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1756195583" xil_pn:in_ck="8019052839055463096" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5015914143347268453" xil_pn:start_ts="1756195583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_block_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4122761472706128224" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3055134309573064639" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4740535516348659468" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1755595595" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5730831266833483403" xil_pn:start_ts="1755595595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1756117845" xil_pn:in_ck="-6535768244573185645" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1452925354320397685" xil_pn:start_ts="1756117810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_block.lso"/>
      <outfile xil_pn:name="top_block.ngc"/>
      <outfile xil_pn:name="top_block.ngr"/>
      <outfile xil_pn:name="top_block.prj"/>
      <outfile xil_pn:name="top_block.stx"/>
      <outfile xil_pn:name="top_block.syr"/>
      <outfile xil_pn:name="top_block.xst"/>
      <outfile xil_pn:name="top_block_beh.prj"/>
      <outfile xil_pn:name="top_block_tb_beh.prj"/>
      <outfile xil_pn:name="top_block_tb_stx_beh.prj"/>
      <outfile xil_pn:name="top_block_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
