Analysis & Synthesis report for FPGA_clock
Wed Jan 15 23:53:05 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "count_hours:u5|bcd_counter:u2"
 11. Port Connectivity Checks: "count_hours:u5"
 12. Port Connectivity Checks: "count_minutes:u3|bcd_counter:u2"
 13. Port Connectivity Checks: "count_seconds:u2|bcd_counter:u2"
 14. Port Connectivity Checks: "count_seconds:u2"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 15 23:53:05 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; FPGA_clock                                 ;
; Top-level Entity Name              ; DE0_Nano                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 145                                        ;
;     Total combinational functions  ; 145                                        ;
;     Dedicated logic registers      ; 79                                         ;
; Total registers                    ; 79                                         ;
; Total pins                         ; 150                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_Nano           ; FPGA_clock         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; DE0_Nano.v                       ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v      ;         ;
; bcd_counter.v                    ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/bcd_counter.v   ;         ;
; divide_by_50M.v                  ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/divide_by_50M.v ;         ;
; count_seconds.v                  ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v ;         ;
; count_minutes.v                  ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_minutes.v ;         ;
; count_hours.v                    ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v   ;         ;
; clock_display.v                  ; yes             ; User Verilog HDL File  ; /home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 145            ;
;                                             ;                ;
; Total combinational functions               ; 145            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 66             ;
;     -- 3 input functions                    ; 11             ;
;     -- <=2 input functions                  ; 68             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 103            ;
;     -- arithmetic mode                      ; 42             ;
;                                             ;                ;
; Total registers                             ; 79             ;
;     -- Dedicated logic registers            ; 79             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 150            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 46             ;
; Total fan-out                               ; 872            ;
; Average fan-out                             ; 1.40           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                 ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------+--------------+
; |DE0_Nano                        ; 145 (13)          ; 79 (13)      ; 0           ; 0            ; 0       ; 0         ; 150  ; 0            ; |DE0_Nano                                           ; work         ;
;    |clock_display:u6|            ; 34 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|clock_display:u6                          ; work         ;
;       |bcd_to_seven_seg:comb_39| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|clock_display:u6|bcd_to_seven_seg:comb_39 ; work         ;
;       |clock_mux:u1|             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|clock_display:u6|clock_mux:u1             ; work         ;
;    |count_hours:u5|              ; 16 (7)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_hours:u5                            ; work         ;
;       |bcd_counter:u1|           ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_hours:u5|bcd_counter:u1             ; work         ;
;       |bcd_counter:u2|           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_hours:u5|bcd_counter:u2             ; work         ;
;    |count_minutes:u3|            ; 11 (2)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_minutes:u3                          ; work         ;
;       |bcd_counter:u1|           ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_minutes:u3|bcd_counter:u1           ; work         ;
;       |bcd_counter:u2|           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_minutes:u3|bcd_counter:u2           ; work         ;
;    |count_seconds:u2|            ; 10 (1)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_seconds:u2                          ; work         ;
;       |bcd_counter:u1|           ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_seconds:u2|bcd_counter:u1           ; work         ;
;       |bcd_counter:u2|           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|count_seconds:u2|bcd_counter:u2           ; work         ;
;    |divide_by_50M:u1|            ; 61 (61)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano|divide_by_50M:u1                          ; work         ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE0_Nano|clock_display:u6|clock_mux:u1|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_hours:u5|bcd_counter:u2"                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_hours:u5"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; count_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_minutes:u3|bcd_counter:u2"                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count_seconds:u2|bcd_counter:u2"                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "count_seconds:u2"      ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Explicitly unconnected ;
+-------+-------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jan 15 23:53:01 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_clock -c FPGA_clock
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file DE0_Nano.v
    Info (12023): Found entity 1: DE0_Nano
Info (12021): Found 1 design units, including 1 entities, in source file bcd_counter.v
    Info (12023): Found entity 1: bcd_counter
Info (12021): Found 1 design units, including 1 entities, in source file divide_by_50M.v
    Info (12023): Found entity 1: divide_by_50M
Warning (10275): Verilog HDL Module Instantiation warning at count_seconds.v(25): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file count_seconds.v
    Info (12023): Found entity 1: count_seconds
Warning (10275): Verilog HDL Module Instantiation warning at count_minutes.v(27): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file count_minutes.v
    Info (12023): Found entity 1: count_minutes
Info (12021): Found 1 design units, including 1 entities, in source file toggle.v
    Info (12023): Found entity 1: toggle
Warning (10275): Verilog HDL Module Instantiation warning at count_hours.v(44): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file count_hours.v
    Info (12023): Found entity 1: count_hours
Info (12021): Found 3 design units, including 3 entities, in source file clock_display.v
    Info (12023): Found entity 1: clock_display
    Info (12023): Found entity 2: clock_mux
    Info (12023): Found entity 3: bcd_to_seven_seg
Critical Warning (10846): Verilog HDL Instantiation warning at clock_display.v(62): instance has no name
Info (12127): Elaborating entity "DE0_Nano" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE0_Nano.v(182): truncated value with size 32 to match size of target (13)
Warning (10034): Output port "LED[5..1]" at DE0_Nano.v(80) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE0_Nano.v(89) has no driver
Warning (10034): Output port "DRAM_BA" at DE0_Nano.v(90) has no driver
Warning (10034): Output port "DRAM_DQM" at DE0_Nano.v(96) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE0_Nano.v(91) has no driver
Warning (10034): Output port "DRAM_CKE" at DE0_Nano.v(92) has no driver
Warning (10034): Output port "DRAM_CLK" at DE0_Nano.v(93) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE0_Nano.v(94) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE0_Nano.v(97) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE0_Nano.v(98) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_Nano.v(107) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_Nano.v(109) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_Nano.v(113) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_Nano.v(114) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_Nano.v(115) has no driver
Info (12128): Elaborating entity "divide_by_50M" for hierarchy "divide_by_50M:u1"
Info (12128): Elaborating entity "count_seconds" for hierarchy "count_seconds:u2"
Warning (10230): Verilog HDL assignment warning at count_seconds.v(28): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "bcd_counter" for hierarchy "count_seconds:u2|bcd_counter:u1"
Warning (10230): Verilog HDL assignment warning at bcd_counter.v(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count_minutes" for hierarchy "count_minutes:u3"
Info (12128): Elaborating entity "count_hours" for hierarchy "count_hours:u5"
Warning (10240): Verilog HDL Always Construct warning at count_hours.v(48): inferring latch(es) for variable "count_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "count_out" at count_hours.v(48)
Info (12128): Elaborating entity "clock_display" for hierarchy "clock_display:u6"
Warning (10230): Verilog HDL assignment warning at clock_display.v(33): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "clock_mux" for hierarchy "clock_display:u6|clock_mux:u1"
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(88): variable "in0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(89): variable "in1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(90): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(91): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(92): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_display.v(93): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "bcd_to_seven_seg" for hierarchy "clock_display:u6|bcd_to_seven_seg:comb_39"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[15]~synth"
    Warning (13010): Node "GPIO_0[16]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_0[18]~synth"
    Warning (13010): Node "GPIO_0[19]~synth"
    Warning (13010): Node "GPIO_0[21]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]"
Info (21057): Implemented 295 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 145 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 708 megabytes
    Info: Processing ended: Wed Jan 15 23:53:05 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


