{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v " "Source file: X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415921334095 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415921334095 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v " "Source file: X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415921334135 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415921334135 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v " "Source file: X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415921334175 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415921334175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415921334636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415921334637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:28:54 2014 " "Processing started: Thu Nov 13 18:28:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415921334637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415921334637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415921334637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415921335356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project4.v(145) " "Verilog HDL warning at Project4.v(145): extended using \"x\" or \"z\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project4.v(165) " "Verilog HDL Declaration information at Project4.v(165): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415921335421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR Project4.v(167) " "Verilog HDL Declaration information at Project4.v(167): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415921335421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG Project4.v(168) " "Verilog HDL Declaration information at Project4.v(168): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415921335421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.v 4 4 " "Found 4 design units, including 4 entities, in source file project4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335422 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project4 " "Found entity 2: Project4" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335422 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335422 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(18) " "Verilog HDL warning at DataMemory.v(18): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(29) " "Verilog HDL warning at KeyDevices.v(29): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(41) " "Verilog HDL warning at KeyDevices.v(41): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(45) " "Verilog HDL warning at KeyDevices.v(45): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyDevices.v(18) " "Verilog HDL information at KeyDevices.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415921335498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(15) " "Verilog HDL information at LEDandHEXDevices.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415921335502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(24) " "Verilog HDL warning at LEDandHEXDevices.v(24): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(43) " "Verilog HDL information at LEDandHEXDevices.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(53) " "Verilog HDL warning at LEDandHEXDevices.v(53): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(76) " "Verilog HDL information at LEDandHEXDevices.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(86) " "Verilog HDL warning at LEDandHEXDevices.v(86): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335503 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335503 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921335503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921335503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 LEDandHEXDevices.v(88) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(88): created implicit net for \"HEX0\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921335504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 LEDandHEXDevices.v(89) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(89): created implicit net for \"HEX1\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921335504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 LEDandHEXDevices.v(90) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(90): created implicit net for \"HEX2\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921335504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 LEDandHEXDevices.v(91) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(91): created implicit net for \"HEX3\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921335504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4 " "Elaborating entity \"Project4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415921335556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project4.v" "clkdi" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project4.v" "pc" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project4.v" "pcLogic" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project4.v" "muxPcOut" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project4.v" "bac" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project4.v" "instMem" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335576 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415921335576 "|Project4|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project4.v" "cont" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project4.v" "se" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project4.v" "regFile" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project4.v" "muxAluIn" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project4.v" "alu1" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project4.v" "bubbler" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project4.v" "pipelineregister" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negRegister negRegister:dataReg " "Elaborating entity \"negRegister\" for hierarchy \"negRegister:dataReg\"" {  } { { "Project4.v" "dataReg" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project4.v" "dataMem" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project4.v" "ioCtrl" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project4.v" "key" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335607 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kdata KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kdata\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kctrl KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dBus KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"dBus\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[0\] KeyDevices.v(18) " "Inferred latch for \"dBus\[0\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[1\] KeyDevices.v(18) " "Inferred latch for \"dBus\[1\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[2\] KeyDevices.v(18) " "Inferred latch for \"dBus\[2\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[3\] KeyDevices.v(18) " "Inferred latch for \"dBus\[3\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335608 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[4\] KeyDevices.v(18) " "Inferred latch for \"dBus\[4\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[5\] KeyDevices.v(18) " "Inferred latch for \"dBus\[5\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[6\] KeyDevices.v(18) " "Inferred latch for \"dBus\[6\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[7\] KeyDevices.v(18) " "Inferred latch for \"dBus\[7\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[8\] KeyDevices.v(18) " "Inferred latch for \"dBus\[8\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[9\] KeyDevices.v(18) " "Inferred latch for \"dBus\[9\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[10\] KeyDevices.v(18) " "Inferred latch for \"dBus\[10\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[11\] KeyDevices.v(18) " "Inferred latch for \"dBus\[11\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[12\] KeyDevices.v(18) " "Inferred latch for \"dBus\[12\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[13\] KeyDevices.v(18) " "Inferred latch for \"dBus\[13\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[14\] KeyDevices.v(18) " "Inferred latch for \"dBus\[14\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[15\] KeyDevices.v(18) " "Inferred latch for \"dBus\[15\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[16\] KeyDevices.v(18) " "Inferred latch for \"dBus\[16\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[17\] KeyDevices.v(18) " "Inferred latch for \"dBus\[17\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[18\] KeyDevices.v(18) " "Inferred latch for \"dBus\[18\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[19\] KeyDevices.v(18) " "Inferred latch for \"dBus\[19\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[20\] KeyDevices.v(18) " "Inferred latch for \"dBus\[20\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335609 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[21\] KeyDevices.v(18) " "Inferred latch for \"dBus\[21\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[22\] KeyDevices.v(18) " "Inferred latch for \"dBus\[22\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[23\] KeyDevices.v(18) " "Inferred latch for \"dBus\[23\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[24\] KeyDevices.v(18) " "Inferred latch for \"dBus\[24\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[25\] KeyDevices.v(18) " "Inferred latch for \"dBus\[25\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[26\] KeyDevices.v(18) " "Inferred latch for \"dBus\[26\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[27\] KeyDevices.v(18) " "Inferred latch for \"dBus\[27\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[28\] KeyDevices.v(18) " "Inferred latch for \"dBus\[28\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[29\] KeyDevices.v(18) " "Inferred latch for \"dBus\[29\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[30\] KeyDevices.v(18) " "Inferred latch for \"dBus\[30\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[31\] KeyDevices.v(18) " "Inferred latch for \"dBus\[31\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[0\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[1\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[2\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[3\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[4\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[5\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335610 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[6\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[7\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[8\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[9\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[10\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[11\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[12\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[13\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[14\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[15\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[16\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[17\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[18\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[19\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[20\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[21\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[22\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[23\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335611 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[24\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[25\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[26\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[27\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[28\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[29\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[30\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[31\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[0\] KeyDevices.v(23) " "Inferred latch for \"kdata\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[1\] KeyDevices.v(23) " "Inferred latch for \"kdata\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[2\] KeyDevices.v(23) " "Inferred latch for \"kdata\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[3\] KeyDevices.v(23) " "Inferred latch for \"kdata\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[4\] KeyDevices.v(23) " "Inferred latch for \"kdata\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[5\] KeyDevices.v(23) " "Inferred latch for \"kdata\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[6\] KeyDevices.v(23) " "Inferred latch for \"kdata\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[7\] KeyDevices.v(23) " "Inferred latch for \"kdata\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[8\] KeyDevices.v(23) " "Inferred latch for \"kdata\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335612 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[9\] KeyDevices.v(23) " "Inferred latch for \"kdata\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[10\] KeyDevices.v(23) " "Inferred latch for \"kdata\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[11\] KeyDevices.v(23) " "Inferred latch for \"kdata\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[12\] KeyDevices.v(23) " "Inferred latch for \"kdata\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[13\] KeyDevices.v(23) " "Inferred latch for \"kdata\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[14\] KeyDevices.v(23) " "Inferred latch for \"kdata\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[15\] KeyDevices.v(23) " "Inferred latch for \"kdata\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[16\] KeyDevices.v(23) " "Inferred latch for \"kdata\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[17\] KeyDevices.v(23) " "Inferred latch for \"kdata\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[18\] KeyDevices.v(23) " "Inferred latch for \"kdata\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[19\] KeyDevices.v(23) " "Inferred latch for \"kdata\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[20\] KeyDevices.v(23) " "Inferred latch for \"kdata\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[21\] KeyDevices.v(23) " "Inferred latch for \"kdata\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[22\] KeyDevices.v(23) " "Inferred latch for \"kdata\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[23\] KeyDevices.v(23) " "Inferred latch for \"kdata\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[24\] KeyDevices.v(23) " "Inferred latch for \"kdata\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[25\] KeyDevices.v(23) " "Inferred latch for \"kdata\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[26\] KeyDevices.v(23) " "Inferred latch for \"kdata\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335613 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[27\] KeyDevices.v(23) " "Inferred latch for \"kdata\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335614 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[28\] KeyDevices.v(23) " "Inferred latch for \"kdata\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335614 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[29\] KeyDevices.v(23) " "Inferred latch for \"kdata\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335614 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[30\] KeyDevices.v(23) " "Inferred latch for \"kdata\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335614 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[31\] KeyDevices.v(23) " "Inferred latch for \"kdata\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335614 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr IO_controller:ioCtrl\|Ledr:ledR " "Elaborating entity \"Ledr\" for hierarchy \"IO_controller:ioCtrl\|Ledr:ledR\"" {  } { { "Project4.v" "ledR" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335616 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledr LEDandHEXDevices.v(15) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(15): inferring latch(es) for variable \"rledr\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335617 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[0\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[0\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335618 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[1\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[1\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[2\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[2\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[3\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[3\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[4\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[4\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[5\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[5\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[6\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[6\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[7\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[7\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[8\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[8\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[9\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[9\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335619 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[10\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[10\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[11\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[11\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[12\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[12\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[13\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[13\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[14\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[14\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[15\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[15\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[16\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[16\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[17\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[17\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[18\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[18\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[19\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[19\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335620 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[20\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[20\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[21\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[21\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[22\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[22\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[23\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[23\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[24\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[24\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[25\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[25\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[26\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[26\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[27\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[27\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[28\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[28\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335621 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[29\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[29\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335622 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[30\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[30\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335622 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[31\] LEDandHEXDevices.v(19) " "Inferred latch for \"rledr\[31\]\" at LEDandHEXDevices.v(19)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335622 "|Project4|IO_controller:ioCtrl|Ledr:ledR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledg IO_controller:ioCtrl\|Ledg:ledG " "Elaborating entity \"Ledg\" for hierarchy \"IO_controller:ioCtrl\|Ledg:ledG\"" {  } { { "Project4.v" "ledG" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledg LEDandHEXDevices.v(43) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(43): inferring latch(es) for variable \"rledg\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335640 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[0\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[0\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335641 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[1\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[1\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335641 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[2\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[2\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335641 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[3\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[3\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[4\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[4\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[5\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[5\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[6\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[6\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[7\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[7\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[8\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[8\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[9\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[9\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[10\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[10\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[11\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[11\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[12\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[12\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[13\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[13\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335642 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[14\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[14\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[15\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[15\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[16\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[16\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[17\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[17\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[18\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[18\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[19\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[19\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[20\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[20\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[21\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[21\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[22\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[22\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[23\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[23\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335643 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[24\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[24\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[25\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[25\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[26\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[26\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[27\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[27\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[28\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[28\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[29\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[29\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[30\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[30\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[31\] LEDandHEXDevices.v(47) " "Inferred latch for \"rledg\[31\]\" at LEDandHEXDevices.v(47)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335644 "|Project4|IO_controller:ioCtrl|Ledg:ledG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex IO_controller:ioCtrl\|Hex:heX " "Elaborating entity \"Hex\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\"" {  } { { "Project4.v" "heX" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335656 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rhex LEDandHEXDevices.v(76) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(76): inferring latch(es) for variable \"rhex\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415921335657 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 LEDandHEXDevices.v(69) " "Output port \"hex0\" at LEDandHEXDevices.v(69) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415921335658 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 LEDandHEXDevices.v(70) " "Output port \"hex1\" at LEDandHEXDevices.v(70) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415921335658 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 LEDandHEXDevices.v(71) " "Output port \"hex2\" at LEDandHEXDevices.v(71) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415921335658 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 LEDandHEXDevices.v(72) " "Output port \"hex3\" at LEDandHEXDevices.v(72) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415921335658 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[0\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[0\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[1\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[1\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[2\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[2\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[3\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[3\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[4\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[4\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[5\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[5\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[6\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[6\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335659 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[7\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[7\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[8\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[8\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[9\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[9\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[10\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[10\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[11\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[11\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[12\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[12\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[13\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[13\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[14\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[14\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[15\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[15\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[16\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[16\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[17\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[17\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335660 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[18\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[18\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[19\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[19\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[20\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[20\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[21\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[21\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[22\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[22\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[23\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[23\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[24\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[24\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[25\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[25\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[26\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[26\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[27\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[27\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[28\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[28\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335661 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[29\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[29\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335662 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[30\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[30\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335662 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[31\] LEDandHEXDevices.v(80) " "Inferred latch for \"rhex\[31\]\" at LEDandHEXDevices.v(80)" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415921335662 "|Project4|IO_controller:ioCtrl|Hex:heX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921335674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:dataMem\|data_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:dataMem\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1415921336023 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "InstMemory.v" "data" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1415921336024 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "X:/Repos/CS3220/Project4/Quartus/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1415921336024 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1415921336024 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415921338482 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415921338482 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1415921338482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921338550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415921338551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415921338551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4d1 " "Found entity 1: altsyncram_e4d1" {  } { { "db/altsyncram_e4d1.tdf" "" { Text "X:/Repos/CS3220/Project4/Quartus/db/altsyncram_e4d1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921338622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921338622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hng1 " "Found entity 1: altsyncram_hng1" {  } { { "db/altsyncram_hng1.tdf" "" { Text "X:/Repos/CS3220/Project4/Quartus/db/altsyncram_hng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415921338703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415921338703 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415921339592 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[0\] Mux4to1:muxMemOut\|Mux31 " "Converted the fan-out from the tri-state buffer \"DBUS\[0\]\" to the node \"Mux4to1:muxMemOut\|Mux31\" into an OR gate" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[1\] Mux4to1:muxMemOut\|Mux30 " "Converted the fan-out from the tri-state buffer \"DBUS\[1\]\" to the node \"Mux4to1:muxMemOut\|Mux30\" into an OR gate" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[2\] Mux4to1:muxMemOut\|Mux29 " "Converted the fan-out from the tri-state buffer \"DBUS\[2\]\" to the node \"Mux4to1:muxMemOut\|Mux29\" into an OR gate" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[3\] Mux4to1:muxMemOut\|Mux28 " "Converted the fan-out from the tri-state buffer \"DBUS\[3\]\" to the node \"Mux4to1:muxMemOut\|Mux28\" into an OR gate" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\] Mux4to1:muxMemOut\|Mux27 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\]\" to the node \"Mux4to1:muxMemOut\|Mux27\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\] Mux4to1:muxMemOut\|Mux26 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\]\" to the node \"Mux4to1:muxMemOut\|Mux26\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\] Mux4to1:muxMemOut\|Mux25 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\]\" to the node \"Mux4to1:muxMemOut\|Mux25\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\] Mux4to1:muxMemOut\|Mux24 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\]\" to the node \"Mux4to1:muxMemOut\|Mux24\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|Ledg:ledG\|dBus\[8\] Mux4to1:muxMemOut\|Mux23 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|Ledg:ledG\|dBus\[8\]\" to the node \"Mux4to1:muxMemOut\|Mux23\" into an OR gate" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\] Mux4to1:muxMemOut\|Mux22 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\]\" to the node \"Mux4to1:muxMemOut\|Mux22\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\] Mux4to1:muxMemOut\|Mux21 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\]\" to the node \"Mux4to1:muxMemOut\|Mux21\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\] Mux4to1:muxMemOut\|Mux20 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\]\" to the node \"Mux4to1:muxMemOut\|Mux20\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\] Mux4to1:muxMemOut\|Mux19 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\]\" to the node \"Mux4to1:muxMemOut\|Mux19\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\] Mux4to1:muxMemOut\|Mux18 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\]\" to the node \"Mux4to1:muxMemOut\|Mux18\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\] Mux4to1:muxMemOut\|Mux17 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\]\" to the node \"Mux4to1:muxMemOut\|Mux17\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\] Mux4to1:muxMemOut\|Mux16 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\]\" to the node \"Mux4to1:muxMemOut\|Mux16\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\] Mux4to1:muxMemOut\|Mux15 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\]\" to the node \"Mux4to1:muxMemOut\|Mux15\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\] Mux4to1:muxMemOut\|Mux14 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\]\" to the node \"Mux4to1:muxMemOut\|Mux14\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\] Mux4to1:muxMemOut\|Mux13 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\]\" to the node \"Mux4to1:muxMemOut\|Mux13\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\] Mux4to1:muxMemOut\|Mux12 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\]\" to the node \"Mux4to1:muxMemOut\|Mux12\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\] Mux4to1:muxMemOut\|Mux11 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\]\" to the node \"Mux4to1:muxMemOut\|Mux11\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\] Mux4to1:muxMemOut\|Mux10 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\]\" to the node \"Mux4to1:muxMemOut\|Mux10\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\] Mux4to1:muxMemOut\|Mux9 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\]\" to the node \"Mux4to1:muxMemOut\|Mux9\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\] Mux4to1:muxMemOut\|Mux8 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\]\" to the node \"Mux4to1:muxMemOut\|Mux8\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\] Mux4to1:muxMemOut\|Mux7 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\]\" to the node \"Mux4to1:muxMemOut\|Mux7\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\] Mux4to1:muxMemOut\|Mux6 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\]\" to the node \"Mux4to1:muxMemOut\|Mux6\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\] Mux4to1:muxMemOut\|Mux5 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\]\" to the node \"Mux4to1:muxMemOut\|Mux5\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\] Mux4to1:muxMemOut\|Mux4 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\]\" to the node \"Mux4to1:muxMemOut\|Mux4\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\] Mux4to1:muxMemOut\|Mux3 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\]\" to the node \"Mux4to1:muxMemOut\|Mux3\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\] Mux4to1:muxMemOut\|Mux2 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\]\" to the node \"Mux4to1:muxMemOut\|Mux2\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\] Mux4to1:muxMemOut\|Mux1 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\]\" to the node \"Mux4to1:muxMemOut\|Mux1\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\] Mux4to1:muxMemOut\|Mux0 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\]\" to the node \"Mux4to1:muxMemOut\|Mux0\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1415921339663 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1415921339663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[0\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339681 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[1\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339681 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[2\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339681 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[3\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339681 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[4\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[5\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[6\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[7\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[8\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[9\] " "Latch IO_controller:ioCtrl\|Ledr:ledR\|rledr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339682 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[0\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[1\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[2\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[3\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[4\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[5\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339683 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[6\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[7\] " "Latch IO_controller:ioCtrl\|Ledg:ledG\|rledg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[0\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[1\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[2\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[3\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339684 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[4\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[5\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[6\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[7\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[8\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[9\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339685 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_controller:ioCtrl\|KeyDevices:key\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal IO_controller:ioCtrl\|KeyDevices:key\|WideOr0" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kdata\[0\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kdata\[1\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[2\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_controller:ioCtrl\|KeyDevices:key\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal IO_controller:ioCtrl\|KeyDevices:key\|WideOr0" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kdata\[2\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[2\] " "Ports D and ENA on the latch are fed by the same signal KEY\[2\]" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kdata\[3\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\] " "Latch IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339686 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[10\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[11\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[12\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[13\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[14\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[15\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[16\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339687 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[17\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[18\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[19\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[20\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[21\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[22\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339688 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[23\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[24\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[25\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[26\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[27\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[28\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[29\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339689 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[30\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339690 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_controller:ioCtrl\|Hex:heX\|rhex\[31\] " "Latch IO_controller:ioCtrl\|Hex:heX\|rhex\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PipeLineReg:pipelineregister\|isStoreOut " "Ports D and ENA on the latch are fed by the same signal PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415921339690 ""}  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415921339690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415921341932 "|Project4|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415921341932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415921348557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Repos/CS3220/Project4/Quartus/Debug.map.smsg " "Generated suppressed messages file X:/Repos/CS3220/Project4/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415921348696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415921348969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921348969 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921349188 "|Project4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415921349188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2762 " "Implemented 2762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415921349189 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415921349189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2669 " "Implemented 2669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415921349189 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415921349189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415921349189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415921349241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:29:09 2014 " "Processing ended: Thu Nov 13 18:29:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415921349241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415921349241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415921349241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415921349241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415921350397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415921350398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:29:09 2014 " "Processing started: Thu Nov 13 18:29:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415921350398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415921350398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415921350398 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1415921350488 ""}
{ "Info" "0" "" "Project  = Project4" {  } {  } 0 0 "Project  = Project4" 0 0 "Fitter" 0 0 1415921350489 ""}
{ "Info" "0" "" "Revision = Debug" {  } {  } 0 0 "Revision = Debug" 0 0 "Fitter" 0 0 1415921350489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415921350734 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Debug EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Debug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415921350759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415921350803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415921350803 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1415921350914 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415921350928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415921351288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415921351288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415921351288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415921351288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 4672 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415921351294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 4673 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415921351294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 4674 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415921351294 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415921351294 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415921351298 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "63 " "TimeQuest Timing Analyzer is analyzing 63 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1415921351743 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415921351746 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1415921351766 "|Project4|ClkDivider:clkdi|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PipeLineReg:pipelineregister\|isStoreOut " "Node: PipeLineReg:pipelineregister\|isStoreOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1415921351766 "|Project4|PipeLineReg:pipelineregister|isStoreOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1415921351766 "|Project4|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1415921351766 "|Project4|KEY[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1415921351786 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415921351786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415921351786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415921351786 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1415921351786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:clkdi\|clkReg " "Destination node ClkDivider:clkdi\|clkReg" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351928 ""}  } { { "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 23 0 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|regWrtEnOut " "Destination node PipeLineReg:pipelineregister\|regWrtEnOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|regWrtEnOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|memSelOut\[0\] " "Destination node PipeLineReg:pipelineregister\|memSelOut\[0\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|memSelOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[10\] " "Destination node Register:pc\|dataOut\[10\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[11\] " "Destination node Register:pc\|dataOut\[11\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[12\] " "Destination node Register:pc\|dataOut\[12\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[8\] " "Destination node Register:pc\|dataOut\[8\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[9\] " "Destination node Register:pc\|dataOut\[9\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[7\] " "Destination node Register:pc\|dataOut\[7\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[4\] " "Destination node Register:pc\|dataOut\[4\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[5\] " "Destination node Register:pc\|dataOut\[5\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1415921351929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351929 ""}  } { { "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 21 0 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkDivider:clkdi\|clkReg  " "Automatically promoted node ClkDivider:clkdi\|clkReg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:pc\|dataOut\[6\] " "Destination node Register:pc\|dataOut\[6\]" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:pc|dataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|dataOut\[2\] " "Destination node PipeLineReg:pipelineregister\|dataOut\[2\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|dataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|destRegOut\[0\] " "Destination node PipeLineReg:pipelineregister\|destRegOut\[0\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|destRegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|destRegOut\[1\] " "Destination node PipeLineReg:pipelineregister\|destRegOut\[1\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|destRegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|destRegOut\[2\] " "Destination node PipeLineReg:pipelineregister\|destRegOut\[2\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|destRegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|destRegOut\[3\] " "Destination node PipeLineReg:pipelineregister\|destRegOut\[3\]" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|destRegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipeLineReg:pipelineregister\|isStoreOut " "Destination node PipeLineReg:pipelineregister\|isStoreOut" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 9 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PipeLineReg:pipelineregister|isStoreOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "negRegister:dataReg\|dataOut\[0\] " "Destination node negRegister:dataReg\|dataOut\[0\]" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/negRegister.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { negRegister:dataReg|dataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "negRegister:dataReg\|dataOut\[1\] " "Destination node negRegister:dataReg\|dataOut\[1\]" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/negRegister.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { negRegister:dataReg|dataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "negRegister:dataReg\|dataOut\[2\] " "Destination node negRegister:dataReg\|dataOut\[2\]" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/negRegister.v" 10 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { negRegister:dataReg|dataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1415921351930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351930 ""}  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_controller:ioCtrl\|Hex:heX\|always0~0  " "Automatically promoted node IO_controller:ioCtrl\|Hex:heX\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|Hex:heX\|rhex\[2\] " "Destination node IO_controller:ioCtrl\|Hex:heX\|rhex\[2\]" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 80 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Hex:heX|rhex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351931 ""}  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Hex:heX|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 1854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_controller:ioCtrl\|Ledr:ledR\|always0~0  " "Automatically promoted node IO_controller:ioCtrl\|Ledr:ledR\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|Ledr:ledR\|rledr\[2\] " "Destination node IO_controller:ioCtrl\|Ledr:ledR\|rledr\[2\]" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 19 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Ledr:ledR|rledr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Ledr:ledR|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 1786 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_controller:ioCtrl\|Ledg:ledG\|always0~0  " "Automatically promoted node IO_controller:ioCtrl\|Ledg:ledG\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|Ledg:ledG\|rledg\[2\] " "Destination node IO_controller:ioCtrl\|Ledg:ledG\|rledg\[2\]" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 47 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Ledg:ledG|rledg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|Ledg:ledG|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 1832 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_controller:ioCtrl\|KeyDevices:key\|WideOr0~0  " "Automatically promoted node IO_controller:ioCtrl\|KeyDevices:key\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\]~0 " "Destination node IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\]~0" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|KeyDevices:key|kctrl[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 3123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\]~1 " "Destination node IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[0\]~1" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|KeyDevices:key|kctrl[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 3124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[2\]~2 " "Destination node IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[2\]~2" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|KeyDevices:key|kctrl[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 3452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415921351932 ""}  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 47 -1 0 } } { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_controller:ioCtrl|KeyDevices:key|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 0 { 0 ""} 0 3122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415921351932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415921352248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415921352251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415921352252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415921352256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415921352260 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415921352263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415921352264 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415921352267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415921352268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1415921352272 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415921352272 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415921352343 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1415921352343 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415921352350 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1415921352350 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415921352366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415921353807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415921354788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415921354812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415921360097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415921360097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415921360493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "X:/Repos/CS3220/Project4/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415921363356 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415921363356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415921368700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415921368791 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415921368798 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415921368877 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1415921368877 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415921369829 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415921369989 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415921370999 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415921371333 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415921371372 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415921371471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Repos/CS3220/Project4/Quartus/Debug.fit.smsg " "Generated suppressed messages file X:/Repos/CS3220/Project4/Quartus/Debug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415921371745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 334 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415921372404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:29:32 2014 " "Processing ended: Thu Nov 13 18:29:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415921372404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415921372404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415921372404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415921372404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415921373409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415921373409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:29:33 2014 " "Processing started: Thu Nov 13 18:29:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415921373409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415921373409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415921373409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415921374484 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415921374532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415921374952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:29:34 2014 " "Processing ended: Thu Nov 13 18:29:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415921374952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415921374952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415921374952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415921374952 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415921375580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415921376115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:29:35 2014 " "Processing started: Thu Nov 13 18:29:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415921376115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415921376115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project4 -c Debug " "Command: quartus_sta Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415921376116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415921376213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415921376410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415921376459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415921376459 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "63 " "TimeQuest Timing Analyzer is analyzing 63 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1415921376689 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415921376725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921376745 "|Project4|ClkDivider:clkdi|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PipeLineReg:pipelineregister\|isStoreOut " "Node: PipeLineReg:pipelineregister\|isStoreOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921376746 "|Project4|PipeLineReg:pipelineregister|isStoreOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921376746 "|Project4|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921376746 "|Project4|KEY[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415921376760 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1415921376770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 95.443 " "Worst-case setup slack is 95.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.443         0.000 Clock10  " "   95.443         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921376782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clock10  " "    0.445         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921376786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415921376790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415921376794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 48.889 " "Worst-case minimum pulse width slack is 48.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.889         0.000 Clock10  " "   48.889         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921376798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921376798 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415921377029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 95.443 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 95.443" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377031 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377031 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 95.443  " "Path #1: Setup slack is 95.443 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|counter\[0\] " "From Node    : ClkDivider:clkdi\|counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|counter\[31\] " "To Node      : ClkDivider:clkdi\|counter\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853      2.853  R        clock network delay " "     2.853      2.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.277     uTco  ClkDivider:clkdi\|counter\[0\] " "     3.130      0.277     uTco  ClkDivider:clkdi\|counter\[0\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.000 RR  CELL  clkdi\|counter\[0\]\|regout " "     3.130      0.000 RR  CELL  clkdi\|counter\[0\]\|regout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.733      0.603 RR    IC  clkdi\|Add0~0\|datab " "     3.733      0.603 RR    IC  clkdi\|Add0~0\|datab" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.495 RR  CELL  clkdi\|Add0~0\|cout " "     4.228      0.495 RR  CELL  clkdi\|Add0~0\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~1 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.000 RR    IC  clkdi\|Add0~2\|cin " "     4.228      0.000 RR    IC  clkdi\|Add0~2\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~2 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.308      0.080 RF  CELL  clkdi\|Add0~2\|cout " "     4.308      0.080 RF  CELL  clkdi\|Add0~2\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~3 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.308      0.000 FF    IC  clkdi\|Add0~4\|cin " "     4.308      0.000 FF    IC  clkdi\|Add0~4\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~4 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.388      0.080 FR  CELL  clkdi\|Add0~4\|cout " "     4.388      0.080 FR  CELL  clkdi\|Add0~4\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~5 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.388      0.000 RR    IC  clkdi\|Add0~6\|cin " "     4.388      0.000 RR    IC  clkdi\|Add0~6\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~6 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.468      0.080 RF  CELL  clkdi\|Add0~6\|cout " "     4.468      0.080 RF  CELL  clkdi\|Add0~6\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~7 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.468      0.000 FF    IC  clkdi\|Add0~8\|cin " "     4.468      0.000 FF    IC  clkdi\|Add0~8\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~8 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.080 FR  CELL  clkdi\|Add0~8\|cout " "     4.548      0.080 FR  CELL  clkdi\|Add0~8\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~9 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.000 RR    IC  clkdi\|Add0~10\|cin " "     4.548      0.000 RR    IC  clkdi\|Add0~10\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~10 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.628      0.080 RF  CELL  clkdi\|Add0~10\|cout " "     4.628      0.080 RF  CELL  clkdi\|Add0~10\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~11 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.628      0.000 FF    IC  clkdi\|Add0~12\|cin " "     4.628      0.000 FF    IC  clkdi\|Add0~12\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~12 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.708      0.080 FR  CELL  clkdi\|Add0~12\|cout " "     4.708      0.080 FR  CELL  clkdi\|Add0~12\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~13 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.708      0.000 RR    IC  clkdi\|Add0~14\|cin " "     4.708      0.000 RR    IC  clkdi\|Add0~14\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~14 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      0.174 RF  CELL  clkdi\|Add0~14\|cout " "     4.882      0.174 RF  CELL  clkdi\|Add0~14\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~15 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      0.000 FF    IC  clkdi\|Add0~16\|cin " "     4.882      0.000 FF    IC  clkdi\|Add0~16\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~16 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.962      0.080 FR  CELL  clkdi\|Add0~16\|cout " "     4.962      0.080 FR  CELL  clkdi\|Add0~16\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~17 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.962      0.000 RR    IC  clkdi\|Add0~18\|cin " "     4.962      0.000 RR    IC  clkdi\|Add0~18\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~18 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.042      0.080 RF  CELL  clkdi\|Add0~18\|cout " "     5.042      0.080 RF  CELL  clkdi\|Add0~18\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~19 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.042      0.000 FF    IC  clkdi\|Add0~20\|cin " "     5.042      0.000 FF    IC  clkdi\|Add0~20\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~20 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.122      0.080 FR  CELL  clkdi\|Add0~20\|cout " "     5.122      0.080 FR  CELL  clkdi\|Add0~20\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~21 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.122      0.000 RR    IC  clkdi\|Add0~22\|cin " "     5.122      0.000 RR    IC  clkdi\|Add0~22\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~22 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.202      0.080 RF  CELL  clkdi\|Add0~22\|cout " "     5.202      0.080 RF  CELL  clkdi\|Add0~22\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~23 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.202      0.000 FF    IC  clkdi\|Add0~24\|cin " "     5.202      0.000 FF    IC  clkdi\|Add0~24\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~24 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.282      0.080 FR  CELL  clkdi\|Add0~24\|cout " "     5.282      0.080 FR  CELL  clkdi\|Add0~24\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~25 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.282      0.000 RR    IC  clkdi\|Add0~26\|cin " "     5.282      0.000 RR    IC  clkdi\|Add0~26\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~26 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.362      0.080 RF  CELL  clkdi\|Add0~26\|cout " "     5.362      0.080 RF  CELL  clkdi\|Add0~26\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~27 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.362      0.000 FF    IC  clkdi\|Add0~28\|cin " "     5.362      0.000 FF    IC  clkdi\|Add0~28\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~28 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.080 FR  CELL  clkdi\|Add0~28\|cout " "     5.442      0.080 FR  CELL  clkdi\|Add0~28\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~29 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.000 RR    IC  clkdi\|Add0~30\|cin " "     5.442      0.000 RR    IC  clkdi\|Add0~30\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~30 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.603      0.161 RF  CELL  clkdi\|Add0~30\|cout " "     5.603      0.161 RF  CELL  clkdi\|Add0~30\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~31 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.603      0.000 FF    IC  clkdi\|Add0~32\|cin " "     5.603      0.000 FF    IC  clkdi\|Add0~32\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~32 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.683      0.080 FR  CELL  clkdi\|Add0~32\|cout " "     5.683      0.080 FR  CELL  clkdi\|Add0~32\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~33 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.683      0.000 RR    IC  clkdi\|Add0~34\|cin " "     5.683      0.000 RR    IC  clkdi\|Add0~34\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~34 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.080 RF  CELL  clkdi\|Add0~34\|cout " "     5.763      0.080 RF  CELL  clkdi\|Add0~34\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~35 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.000 FF    IC  clkdi\|Add0~36\|cin " "     5.763      0.000 FF    IC  clkdi\|Add0~36\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~36 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.843      0.080 FR  CELL  clkdi\|Add0~36\|cout " "     5.843      0.080 FR  CELL  clkdi\|Add0~36\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~37 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.843      0.000 RR    IC  clkdi\|Add0~38\|cin " "     5.843      0.000 RR    IC  clkdi\|Add0~38\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~38 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.080 RF  CELL  clkdi\|Add0~38\|cout " "     5.923      0.080 RF  CELL  clkdi\|Add0~38\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~39 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.000 FF    IC  clkdi\|Add0~40\|cin " "     5.923      0.000 FF    IC  clkdi\|Add0~40\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~40 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.003      0.080 FR  CELL  clkdi\|Add0~40\|cout " "     6.003      0.080 FR  CELL  clkdi\|Add0~40\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~41 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.003      0.000 RR    IC  clkdi\|Add0~42\|cin " "     6.003      0.000 RR    IC  clkdi\|Add0~42\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~42 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.080 RF  CELL  clkdi\|Add0~42\|cout " "     6.083      0.080 RF  CELL  clkdi\|Add0~42\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~43 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.000 FF    IC  clkdi\|Add0~44\|cin " "     6.083      0.000 FF    IC  clkdi\|Add0~44\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~44 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.163      0.080 FR  CELL  clkdi\|Add0~44\|cout " "     6.163      0.080 FR  CELL  clkdi\|Add0~44\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~45 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.163      0.000 RR    IC  clkdi\|Add0~46\|cin " "     6.163      0.000 RR    IC  clkdi\|Add0~46\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~46 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.337      0.174 RF  CELL  clkdi\|Add0~46\|cout " "     6.337      0.174 RF  CELL  clkdi\|Add0~46\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~47 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.337      0.000 FF    IC  clkdi\|Add0~48\|cin " "     6.337      0.000 FF    IC  clkdi\|Add0~48\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.417      0.080 FR  CELL  clkdi\|Add0~48\|cout " "     6.417      0.080 FR  CELL  clkdi\|Add0~48\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~49 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.417      0.000 RR    IC  clkdi\|Add0~50\|cin " "     6.417      0.000 RR    IC  clkdi\|Add0~50\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~50 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.497      0.080 RF  CELL  clkdi\|Add0~50\|cout " "     6.497      0.080 RF  CELL  clkdi\|Add0~50\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~51 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.497      0.000 FF    IC  clkdi\|Add0~52\|cin " "     6.497      0.000 FF    IC  clkdi\|Add0~52\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~52 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.577      0.080 FR  CELL  clkdi\|Add0~52\|cout " "     6.577      0.080 FR  CELL  clkdi\|Add0~52\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~53 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.577      0.000 RR    IC  clkdi\|Add0~54\|cin " "     6.577      0.000 RR    IC  clkdi\|Add0~54\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~54 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.657      0.080 RF  CELL  clkdi\|Add0~54\|cout " "     6.657      0.080 RF  CELL  clkdi\|Add0~54\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~55 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.657      0.000 FF    IC  clkdi\|Add0~56\|cin " "     6.657      0.000 FF    IC  clkdi\|Add0~56\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~56 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      0.080 FR  CELL  clkdi\|Add0~56\|cout " "     6.737      0.080 FR  CELL  clkdi\|Add0~56\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~57 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.737      0.000 RR    IC  clkdi\|Add0~58\|cin " "     6.737      0.000 RR    IC  clkdi\|Add0~58\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~58 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.080 RF  CELL  clkdi\|Add0~58\|cout " "     6.817      0.080 RF  CELL  clkdi\|Add0~58\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~59 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.000 FF    IC  clkdi\|Add0~60\|cin " "     6.817      0.000 FF    IC  clkdi\|Add0~60\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~60 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.897      0.080 FR  CELL  clkdi\|Add0~60\|cout " "     6.897      0.080 FR  CELL  clkdi\|Add0~60\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~61 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.897      0.000 RR    IC  clkdi\|Add0~62\|cin " "     6.897      0.000 RR    IC  clkdi\|Add0~62\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~62 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.355      0.458 RR  CELL  clkdi\|Add0~62\|combout " "     7.355      0.458 RR  CELL  clkdi\|Add0~62\|combout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~62 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.355      0.000 RR    IC  clkdi\|counter\[31\]\|datain " "     7.355      0.000 RR    IC  clkdi\|counter\[31\]\|datain" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.451      0.096 RR  CELL  ClkDivider:clkdi\|counter\[31\] " "     7.451      0.096 RR  CELL  ClkDivider:clkdi\|counter\[31\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.856      2.856  R        clock network delay " "   102.856      2.856  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.894      0.038     uTsu  ClkDivider:clkdi\|counter\[31\] " "   102.894      0.038     uTsu  ClkDivider:clkdi\|counter\[31\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.451 " "Data Arrival Time  :     7.451" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.894 " "Data Required Time :   102.894" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    95.443  " "Slack              :    95.443 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377039 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      3.316  R        clock network delay " "     3.316      3.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.277     uTco  ClkDivider:clkdi\|clkReg " "     3.593      0.277     uTco  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.000 RR  CELL  clkdi\|clkReg\|regout " "     3.593      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     3.593      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.358 RR  CELL  clkdi\|clkReg~0\|combout " "     3.951      0.358 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000 RR    IC  clkdi\|clkReg\|datain " "     3.951      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.047      0.096 RR  CELL  ClkDivider:clkdi\|clkReg " "     4.047      0.096 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      3.316  R        clock network delay " "     3.316      3.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.286      uTh  ClkDivider:clkdi\|clkReg " "     3.602      0.286      uTh  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.047 " "Data Arrival Time  :     4.047" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.602 " "Data Required Time :     3.602" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377040 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377042 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377042 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.889  " "Path #1: slack is 48.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.714      1.688 RR    IC  clkdi\|clkReg\|clk " "     2.714      1.688 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.316      0.602 RR  CELL  ClkDivider:clkdi\|clkReg " "     3.316      0.602 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.714      1.688 FF    IC  clkdi\|clkReg\|clk " "    52.714      1.688 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.316      0.602 FF  CELL  ClkDivider:clkdi\|clkReg " "    53.316      0.602 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.889 " "Slack            :    48.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377043 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1415921377044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921377142 "|Project4|ClkDivider:clkdi|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PipeLineReg:pipelineregister\|isStoreOut " "Node: PipeLineReg:pipelineregister\|isStoreOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921377143 "|Project4|PipeLineReg:pipelineregister|isStoreOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921377143 "|Project4|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415921377143 "|Project4|KEY[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 98.077 " "Worst-case setup slack is 98.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.077         0.000 Clock10  " "   98.077         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921377154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock10  " "    0.215         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921377160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415921377165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415921377169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.000 " "Worst-case minimum pulse width slack is 49.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.000         0.000 Clock10  " "   49.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415921377173 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415921377207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 98.077 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 98.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377209 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377209 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377209 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 98.077  " "Path #1: Setup slack is 98.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|counter\[0\] " "From Node    : ClkDivider:clkdi\|counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|counter\[31\] " "To Node      : ClkDivider:clkdi\|counter\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.789      1.789  R        clock network delay " "     1.789      1.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.141     uTco  ClkDivider:clkdi\|counter\[0\] " "     1.930      0.141     uTco  ClkDivider:clkdi\|counter\[0\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.000 RR  CELL  clkdi\|counter\[0\]\|regout " "     1.930      0.000 RR  CELL  clkdi\|counter\[0\]\|regout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.171      0.241 RR    IC  clkdi\|Add0~0\|datab " "     2.171      0.241 RR    IC  clkdi\|Add0~0\|datab" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.314      0.143 RR  CELL  clkdi\|Add0~0\|cout " "     2.314      0.143 RR  CELL  clkdi\|Add0~0\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~1 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.314      0.000 RR    IC  clkdi\|Add0~2\|cin " "     2.314      0.000 RR    IC  clkdi\|Add0~2\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~2 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.035 RF  CELL  clkdi\|Add0~2\|cout " "     2.349      0.035 RF  CELL  clkdi\|Add0~2\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~3 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.000 FF    IC  clkdi\|Add0~4\|cin " "     2.349      0.000 FF    IC  clkdi\|Add0~4\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~4 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.384      0.035 FR  CELL  clkdi\|Add0~4\|cout " "     2.384      0.035 FR  CELL  clkdi\|Add0~4\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~5 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.384      0.000 RR    IC  clkdi\|Add0~6\|cin " "     2.384      0.000 RR    IC  clkdi\|Add0~6\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~6 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.419      0.035 RF  CELL  clkdi\|Add0~6\|cout " "     2.419      0.035 RF  CELL  clkdi\|Add0~6\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~7 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.419      0.000 FF    IC  clkdi\|Add0~8\|cin " "     2.419      0.000 FF    IC  clkdi\|Add0~8\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~8 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.035 FR  CELL  clkdi\|Add0~8\|cout " "     2.454      0.035 FR  CELL  clkdi\|Add0~8\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~9 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.000 RR    IC  clkdi\|Add0~10\|cin " "     2.454      0.000 RR    IC  clkdi\|Add0~10\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~10 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.489      0.035 RF  CELL  clkdi\|Add0~10\|cout " "     2.489      0.035 RF  CELL  clkdi\|Add0~10\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~11 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.489      0.000 FF    IC  clkdi\|Add0~12\|cin " "     2.489      0.000 FF    IC  clkdi\|Add0~12\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~12 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      0.035 FR  CELL  clkdi\|Add0~12\|cout " "     2.524      0.035 FR  CELL  clkdi\|Add0~12\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~13 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      0.000 RR    IC  clkdi\|Add0~14\|cin " "     2.524      0.000 RR    IC  clkdi\|Add0~14\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~14 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.618      0.094 RF  CELL  clkdi\|Add0~14\|cout " "     2.618      0.094 RF  CELL  clkdi\|Add0~14\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~15 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.618      0.000 FF    IC  clkdi\|Add0~16\|cin " "     2.618      0.000 FF    IC  clkdi\|Add0~16\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~16 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.035 FR  CELL  clkdi\|Add0~16\|cout " "     2.653      0.035 FR  CELL  clkdi\|Add0~16\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~17 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR    IC  clkdi\|Add0~18\|cin " "     2.653      0.000 RR    IC  clkdi\|Add0~18\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~18 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.035 RF  CELL  clkdi\|Add0~18\|cout " "     2.688      0.035 RF  CELL  clkdi\|Add0~18\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~19 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.000 FF    IC  clkdi\|Add0~20\|cin " "     2.688      0.000 FF    IC  clkdi\|Add0~20\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~20 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      0.035 FR  CELL  clkdi\|Add0~20\|cout " "     2.723      0.035 FR  CELL  clkdi\|Add0~20\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~21 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      0.000 RR    IC  clkdi\|Add0~22\|cin " "     2.723      0.000 RR    IC  clkdi\|Add0~22\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~22 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.758      0.035 RF  CELL  clkdi\|Add0~22\|cout " "     2.758      0.035 RF  CELL  clkdi\|Add0~22\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~23 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.758      0.000 FF    IC  clkdi\|Add0~24\|cin " "     2.758      0.000 FF    IC  clkdi\|Add0~24\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~24 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.035 FR  CELL  clkdi\|Add0~24\|cout " "     2.793      0.035 FR  CELL  clkdi\|Add0~24\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~25 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000 RR    IC  clkdi\|Add0~26\|cin " "     2.793      0.000 RR    IC  clkdi\|Add0~26\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~26 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      0.035 RF  CELL  clkdi\|Add0~26\|cout " "     2.828      0.035 RF  CELL  clkdi\|Add0~26\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~27 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      0.000 FF    IC  clkdi\|Add0~28\|cin " "     2.828      0.000 FF    IC  clkdi\|Add0~28\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~28 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.863      0.035 FR  CELL  clkdi\|Add0~28\|cout " "     2.863      0.035 FR  CELL  clkdi\|Add0~28\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~29 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.863      0.000 RR    IC  clkdi\|Add0~30\|cin " "     2.863      0.000 RR    IC  clkdi\|Add0~30\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~30 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.087 RF  CELL  clkdi\|Add0~30\|cout " "     2.950      0.087 RF  CELL  clkdi\|Add0~30\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~31 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.000 FF    IC  clkdi\|Add0~32\|cin " "     2.950      0.000 FF    IC  clkdi\|Add0~32\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~32 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.035 FR  CELL  clkdi\|Add0~32\|cout " "     2.985      0.035 FR  CELL  clkdi\|Add0~32\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~33 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.000 RR    IC  clkdi\|Add0~34\|cin " "     2.985      0.000 RR    IC  clkdi\|Add0~34\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~34 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.035 RF  CELL  clkdi\|Add0~34\|cout " "     3.020      0.035 RF  CELL  clkdi\|Add0~34\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~35 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.000 FF    IC  clkdi\|Add0~36\|cin " "     3.020      0.000 FF    IC  clkdi\|Add0~36\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~36 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.055      0.035 FR  CELL  clkdi\|Add0~36\|cout " "     3.055      0.035 FR  CELL  clkdi\|Add0~36\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~37 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.055      0.000 RR    IC  clkdi\|Add0~38\|cin " "     3.055      0.000 RR    IC  clkdi\|Add0~38\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~38 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.035 RF  CELL  clkdi\|Add0~38\|cout " "     3.090      0.035 RF  CELL  clkdi\|Add0~38\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~39 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.000 FF    IC  clkdi\|Add0~40\|cin " "     3.090      0.000 FF    IC  clkdi\|Add0~40\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~40 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.035 FR  CELL  clkdi\|Add0~40\|cout " "     3.125      0.035 FR  CELL  clkdi\|Add0~40\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~41 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.000 RR    IC  clkdi\|Add0~42\|cin " "     3.125      0.000 RR    IC  clkdi\|Add0~42\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~42 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.035 RF  CELL  clkdi\|Add0~42\|cout " "     3.160      0.035 RF  CELL  clkdi\|Add0~42\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~43 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.000 FF    IC  clkdi\|Add0~44\|cin " "     3.160      0.000 FF    IC  clkdi\|Add0~44\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~44 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.035 FR  CELL  clkdi\|Add0~44\|cout " "     3.195      0.035 FR  CELL  clkdi\|Add0~44\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~45 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.195      0.000 RR    IC  clkdi\|Add0~46\|cin " "     3.195      0.000 RR    IC  clkdi\|Add0~46\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~46 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.094 RF  CELL  clkdi\|Add0~46\|cout " "     3.289      0.094 RF  CELL  clkdi\|Add0~46\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~47 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.000 FF    IC  clkdi\|Add0~48\|cin " "     3.289      0.000 FF    IC  clkdi\|Add0~48\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.035 FR  CELL  clkdi\|Add0~48\|cout " "     3.324      0.035 FR  CELL  clkdi\|Add0~48\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~49 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 RR    IC  clkdi\|Add0~50\|cin " "     3.324      0.000 RR    IC  clkdi\|Add0~50\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~50 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.035 RF  CELL  clkdi\|Add0~50\|cout " "     3.359      0.035 RF  CELL  clkdi\|Add0~50\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~51 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.000 FF    IC  clkdi\|Add0~52\|cin " "     3.359      0.000 FF    IC  clkdi\|Add0~52\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~52 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.394      0.035 FR  CELL  clkdi\|Add0~52\|cout " "     3.394      0.035 FR  CELL  clkdi\|Add0~52\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~53 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.394      0.000 RR    IC  clkdi\|Add0~54\|cin " "     3.394      0.000 RR    IC  clkdi\|Add0~54\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~54 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.429      0.035 RF  CELL  clkdi\|Add0~54\|cout " "     3.429      0.035 RF  CELL  clkdi\|Add0~54\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~55 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.429      0.000 FF    IC  clkdi\|Add0~56\|cin " "     3.429      0.000 FF    IC  clkdi\|Add0~56\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~56 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      0.035 FR  CELL  clkdi\|Add0~56\|cout " "     3.464      0.035 FR  CELL  clkdi\|Add0~56\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~57 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      0.000 RR    IC  clkdi\|Add0~58\|cin " "     3.464      0.000 RR    IC  clkdi\|Add0~58\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~58 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.035 RF  CELL  clkdi\|Add0~58\|cout " "     3.499      0.035 RF  CELL  clkdi\|Add0~58\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~59 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.000 FF    IC  clkdi\|Add0~60\|cin " "     3.499      0.000 FF    IC  clkdi\|Add0~60\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~60 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.035 FR  CELL  clkdi\|Add0~60\|cout " "     3.534      0.035 FR  CELL  clkdi\|Add0~60\|cout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~61 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 RR    IC  clkdi\|Add0~62\|cin " "     3.534      0.000 RR    IC  clkdi\|Add0~62\|cin" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~62 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.170 RR  CELL  clkdi\|Add0~62\|combout " "     3.704      0.170 RR  CELL  clkdi\|Add0~62\|combout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~62 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.000 RR    IC  clkdi\|counter\[31\]\|datain " "     3.704      0.000 RR    IC  clkdi\|counter\[31\]\|datain" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.746      0.042 RR  CELL  ClkDivider:clkdi\|counter\[31\] " "     3.746      0.042 RR  CELL  ClkDivider:clkdi\|counter\[31\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.791      1.791  R        clock network delay " "   101.791      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.823      0.032     uTsu  ClkDivider:clkdi\|counter\[31\] " "   101.823      0.032     uTsu  ClkDivider:clkdi\|counter\[31\]" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[31] } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.746 " "Data Arrival Time  :     3.746" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.823 " "Data Required Time :   101.823" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    98.077  " "Slack              :    98.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377210 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.731      0.141     uTco  ClkDivider:clkdi\|clkReg " "     1.731      0.141     uTco  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.731      0.000 RR  CELL  clkdi\|clkReg\|regout " "     1.731      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.731      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     1.731      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.184 RR  CELL  clkdi\|clkReg~0\|combout " "     1.915      0.184 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.000 RR    IC  clkdi\|clkReg\|datain " "     1.915      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.957      0.042 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.957      0.042 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.742      0.152      uTh  ClkDivider:clkdi\|clkReg " "     1.742      0.152      uTh  ClkDivider:clkdi\|clkReg" {  } { { "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.957 " "Data Arrival Time  :     1.957" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.742 " "Data Required Time :     1.742" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377217 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.000  " "Path #1: slack is 49.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.268      0.697 RR    IC  clkdi\|clkReg\|clk " "     1.268      0.697 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.590      0.322 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.590      0.322 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.268      0.697 FF    IC  clkdi\|clkReg\|clk " "    51.268      0.697 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.590      0.322 FF  CELL  ClkDivider:clkdi\|clkReg " "    51.590      0.322 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.000 " "Slack            :    49.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415921377220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415921377245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415921377245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415921377367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:29:37 2014 " "Processing ended: Thu Nov 13 18:29:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415921377367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415921377367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415921377367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415921377367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415921378368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415921378368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 18:29:38 2014 " "Processing started: Thu Nov 13 18:29:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415921378368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415921378368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project4 -c Debug " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415921378368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Debug.vo X:/Repos/CS3220/Project4/Quartus/simulation/modelsim/ simulation " "Generated file Debug.vo in folder \"X:/Repos/CS3220/Project4/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415921379271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415921379346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 18:29:39 2014 " "Processing ended: Thu Nov 13 18:29:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415921379346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415921379346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415921379346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415921379346 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 548 s " "Quartus II Full Compilation was successful. 0 errors, 548 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415921379950 ""}
