[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9193       tick       4254595       1650619       1600846       4254595 
      2   9193       tick       6642208       2713294       2691476       6642208 
      3   9193       tick       6654307       2715661       2691736       6654307 
      4   9193       tick       6664187       2719070       2702809       6664187 
      5   9193       tick       6633605       2712049       2693185       6633605 
      6   9193       tick       6657761       2718870       2696826       6657761 
      7   9193       tick       6652576       2717023       2700590       6652576 
      8   9193       tick       6652553       2717036       2700757       6652553 
      9   9193       tick       6653634       2716225       2698360       6653634 
     10   9193       tick       6668546       2719648       2702176       6668546 
     11   9193       tick       6683123       2721723       2705035       6683123 
     12   9193       tick       6668411       2718334       2696872       6668411 
     13   9193       tick       6666046       2718951       2701371       6666046 
     14   9193       tick       6660214       2718439       2699875       6660214 
     15   9193       tick       6673868       2721082       2700671       6673868 
     16   9193       tick       6635758       2706886       2677514       6635758 
     17   9193       tick       6641718       2710580       2680714       6641718 
     18   9193       tick       6631838       2707157       2668782       6631838 
     19   9193       tick       6628948       2702616       2655030       6628948 
     20   9193       exit       2523834       1028107       1007690       2523834 
