0.6
2017.2
Jun 15 2017
18:52:51
E:/program/vivado_workspace/vga_exp/vga_exp.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v,1536307728,verilog,,,,vga_tb,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v,1536559252,verilog,,,,top_flyinglogo,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v,1536559153,verilog,,,,vga_640x480,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/dcm_25m/dcm_25m.v,1536559056,verilog,,,,dcm_25m,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/dcm_25m/dcm_25m_clk_wiz.v,1536559055,verilog,,,,dcm_25m_clk_wiz,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/smile_rom/sim/smile_rom.v,1536508684,verilog,,,,smile_rom,,,../../../vga_exp.srcs/sources_1/ip/dcm_25m,,,,,
