// THIS FILE IS AUTOGENERATED BY wb_intercon_gen
// ANY MANUAL CHANGES WILL BE LOST
module wb_intercon
   (input         wb_clk_i,
    input         wb_rst_i,
    input  [31:0] wb_VME64xCore_Top_adr_i,
    input  [31:0] wb_VME64xCore_Top_dat_i,
    input   [3:0] wb_VME64xCore_Top_sel_i,
    input         wb_VME64xCore_Top_we_i,
    input         wb_VME64xCore_Top_cyc_i,
    input         wb_VME64xCore_Top_stb_i,
    input   [2:0] wb_VME64xCore_Top_cti_i,
    input   [1:0] wb_VME64xCore_Top_bte_i,
    output [31:0] wb_VME64xCore_Top_dat_o,
    output        wb_VME64xCore_Top_ack_o,
    output        wb_VME64xCore_Top_err_o,
    output        wb_VME64xCore_Top_stall_o,
    output        wb_VME64xCore_Top_rty_o,
    output [31:0] wb_sdram_adr_o,
    output [31:0] wb_sdram_dat_o,
    output  [3:0] wb_sdram_sel_o,
    output        wb_sdram_we_o,
    output        wb_sdram_cyc_o,
    output        wb_sdram_stb_o,
    output  [2:0] wb_sdram_cti_o,
    output  [1:0] wb_sdram_bte_o,
    input  [31:0] wb_sdram_dat_i,
    input         wb_sdram_ack_i,
    input         wb_sdram_err_i,
    input         wb_sdram_stall_i,
    input         wb_sdram_rty_i,
    output [31:0] wb_reg_csr_adr_o,
    output [31:0] wb_reg_csr_dat_o,
    output  [3:0] wb_reg_csr_sel_o,
    output        wb_reg_csr_we_o,
    output        wb_reg_csr_cyc_o,
    output        wb_reg_csr_stb_o,
    output  [2:0] wb_reg_csr_cti_o,
    output  [1:0] wb_reg_csr_bte_o,
    input  [31:0] wb_reg_csr_dat_i,
    input         wb_reg_csr_ack_i,
    input         wb_reg_csr_err_i,
    input         wb_reg_csr_stall_i,
    input         wb_reg_csr_rty_i,
    output [31:0] wb_reg_ver_adr_o,
    output [31:0] wb_reg_ver_dat_o,
    output  [3:0] wb_reg_ver_sel_o,
    output        wb_reg_ver_we_o,
    output        wb_reg_ver_cyc_o,
    output        wb_reg_ver_stb_o,
    output  [2:0] wb_reg_ver_cti_o,
    output  [1:0] wb_reg_ver_bte_o,
    input  [31:0] wb_reg_ver_dat_i,
    input         wb_reg_ver_ack_i,
    input         wb_reg_ver_err_i,
    input         wb_reg_ver_stall_i,
    input         wb_reg_ver_rty_i,
    output [31:0] wb_triggen_adr_o,
    output [31:0] wb_triggen_dat_o,
    output  [3:0] wb_triggen_sel_o,
    output        wb_triggen_we_o,
    output        wb_triggen_cyc_o,
    output        wb_triggen_stb_o,
    output  [2:0] wb_triggen_cti_o,
    output  [1:0] wb_triggen_bte_o,
    input  [31:0] wb_triggen_dat_i,
    input         wb_triggen_ack_i,
    input         wb_triggen_err_i,
    input         wb_triggen_stall_i,
    input         wb_triggen_rty_i,
    output [31:0] wb_reg_fifo_adr_o,
    output [31:0] wb_reg_fifo_dat_o,
    output  [3:0] wb_reg_fifo_sel_o,
    output        wb_reg_fifo_we_o,
    output        wb_reg_fifo_cyc_o,
    output        wb_reg_fifo_stb_o,
    output  [2:0] wb_reg_fifo_cti_o,
    output  [1:0] wb_reg_fifo_bte_o,
    input  [31:0] wb_reg_fifo_dat_i,
    input         wb_reg_fifo_ack_i,
    input         wb_reg_fifo_err_i,
    input         wb_reg_fifo_stall_i,
    input         wb_reg_fifo_rty_i,
    output [31:0] wb_icx_spi_adr_o,
    output [31:0] wb_icx_spi_dat_o,
    output  [3:0] wb_icx_spi_sel_o,
    output        wb_icx_spi_we_o,
    output        wb_icx_spi_cyc_o,
    output        wb_icx_spi_stb_o,
    output  [2:0] wb_icx_spi_cti_o,
    output  [1:0] wb_icx_spi_bte_o,
    input  [31:0] wb_icx_spi_dat_i,
    input         wb_icx_spi_ack_i,
    input         wb_icx_spi_err_i,
    input         wb_icx_spi_stall_i,
    input         wb_icx_spi_rty_i,
    output [31:0] wb_dac_spi_adr_o,
    output [31:0] wb_dac_spi_dat_o,
    output  [3:0] wb_dac_spi_sel_o,
    output        wb_dac_spi_we_o,
    output        wb_dac_spi_cyc_o,
    output        wb_dac_spi_stb_o,
    output  [2:0] wb_dac_spi_cti_o,
    output  [1:0] wb_dac_spi_bte_o,
    input  [31:0] wb_dac_spi_dat_i,
    input         wb_dac_spi_ack_i,
    input         wb_dac_spi_err_i,
    input         wb_dac_spi_stall_i,
    input         wb_dac_spi_rty_i,
    output [31:0] wb_i2c_ms_cbuf_adr_o,
    output [31:0] wb_i2c_ms_cbuf_dat_o,
    output  [3:0] wb_i2c_ms_cbuf_sel_o,
    output        wb_i2c_ms_cbuf_we_o,
    output        wb_i2c_ms_cbuf_cyc_o,
    output        wb_i2c_ms_cbuf_stb_o,
    output  [2:0] wb_i2c_ms_cbuf_cti_o,
    output  [1:0] wb_i2c_ms_cbuf_bte_o,
    input  [31:0] wb_i2c_ms_cbuf_dat_i,
    input         wb_i2c_ms_cbuf_ack_i,
    input         wb_i2c_ms_cbuf_err_i,
    input         wb_i2c_ms_cbuf_stall_i,
    input         wb_i2c_ms_cbuf_rty_i);

wb_mux
  #(.num_slaves (8),
    .MATCH_ADDR ({32'h00000000, 32'h20000000, 32'h20000008, 32'h20000010, 32'h20000020, 32'h20000030, 32'h20000038, 32'h20000040}),
    .MATCH_MASK ({32'he0000000, 32'hfffffff8, 32'hfffffff8, 32'hfffffff0, 32'hfffffff0, 32'hfffffff8, 32'hfffffff8, 32'hffffffe0}))
 wb_mux_VME64xCore_Top
   (.wb_clk_i    (wb_clk_i),
    .wb_rst_i    (wb_rst_i),
    .wbm_adr_i   (wb_VME64xCore_Top_adr_i),
    .wbm_dat_i   (wb_VME64xCore_Top_dat_i),
    .wbm_sel_i   (wb_VME64xCore_Top_sel_i),
    .wbm_we_i    (wb_VME64xCore_Top_we_i),
    .wbm_cyc_i   (wb_VME64xCore_Top_cyc_i),
    .wbm_stb_i   (wb_VME64xCore_Top_stb_i),
    .wbm_cti_i   (wb_VME64xCore_Top_cti_i),
    .wbm_bte_i   (wb_VME64xCore_Top_bte_i),
    .wbm_dat_o   (wb_VME64xCore_Top_dat_o),
    .wbm_ack_o   (wb_VME64xCore_Top_ack_o),
    .wbm_err_o   (wb_VME64xCore_Top_err_o),
    .wbm_stall_o (wb_VME64xCore_Top_stall_o),
    .wbm_rty_o   (wb_VME64xCore_Top_rty_o),
    .wbs_adr_o   ({wb_sdram_adr_o, wb_reg_csr_adr_o, wb_reg_ver_adr_o, wb_triggen_adr_o, wb_reg_fifo_adr_o, wb_icx_spi_adr_o, wb_dac_spi_adr_o, wb_i2c_ms_cbuf_adr_o}),
    .wbs_dat_o   ({wb_sdram_dat_o, wb_reg_csr_dat_o, wb_reg_ver_dat_o, wb_triggen_dat_o, wb_reg_fifo_dat_o, wb_icx_spi_dat_o, wb_dac_spi_dat_o, wb_i2c_ms_cbuf_dat_o}),
    .wbs_sel_o   ({wb_sdram_sel_o, wb_reg_csr_sel_o, wb_reg_ver_sel_o, wb_triggen_sel_o, wb_reg_fifo_sel_o, wb_icx_spi_sel_o, wb_dac_spi_sel_o, wb_i2c_ms_cbuf_sel_o}),
    .wbs_we_o    ({wb_sdram_we_o, wb_reg_csr_we_o, wb_reg_ver_we_o, wb_triggen_we_o, wb_reg_fifo_we_o, wb_icx_spi_we_o, wb_dac_spi_we_o, wb_i2c_ms_cbuf_we_o}),
    .wbs_cyc_o   ({wb_sdram_cyc_o, wb_reg_csr_cyc_o, wb_reg_ver_cyc_o, wb_triggen_cyc_o, wb_reg_fifo_cyc_o, wb_icx_spi_cyc_o, wb_dac_spi_cyc_o, wb_i2c_ms_cbuf_cyc_o}),
    .wbs_stb_o   ({wb_sdram_stb_o, wb_reg_csr_stb_o, wb_reg_ver_stb_o, wb_triggen_stb_o, wb_reg_fifo_stb_o, wb_icx_spi_stb_o, wb_dac_spi_stb_o, wb_i2c_ms_cbuf_stb_o}),
    .wbs_cti_o   ({wb_sdram_cti_o, wb_reg_csr_cti_o, wb_reg_ver_cti_o, wb_triggen_cti_o, wb_reg_fifo_cti_o, wb_icx_spi_cti_o, wb_dac_spi_cti_o, wb_i2c_ms_cbuf_cti_o}),
    .wbs_bte_o   ({wb_sdram_bte_o, wb_reg_csr_bte_o, wb_reg_ver_bte_o, wb_triggen_bte_o, wb_reg_fifo_bte_o, wb_icx_spi_bte_o, wb_dac_spi_bte_o, wb_i2c_ms_cbuf_bte_o}),
    .wbs_dat_i   ({wb_sdram_dat_i, wb_reg_csr_dat_i, wb_reg_ver_dat_i, wb_triggen_dat_i, wb_reg_fifo_dat_i, wb_icx_spi_dat_i, wb_dac_spi_dat_i, wb_i2c_ms_cbuf_dat_i}),
    .wbs_ack_i   ({wb_sdram_ack_i, wb_reg_csr_ack_i, wb_reg_ver_ack_i, wb_triggen_ack_i, wb_reg_fifo_ack_i, wb_icx_spi_ack_i, wb_dac_spi_ack_i, wb_i2c_ms_cbuf_ack_i}),
    .wbs_err_i   ({wb_sdram_err_i, wb_reg_csr_err_i, wb_reg_ver_err_i, wb_triggen_err_i, wb_reg_fifo_err_i, wb_icx_spi_err_i, wb_dac_spi_err_i, wb_i2c_ms_cbuf_err_i}),
    .wbs_stall_i ({wb_sdram_stall_i, wb_reg_csr_stall_i, wb_reg_ver_stall_i, wb_triggen_stall_i, wb_reg_fifo_stall_i, wb_icx_spi_stall_i, wb_dac_spi_stall_i, wb_i2c_ms_cbuf_stall_i}),
    .wbs_rty_i   ({wb_sdram_rty_i, wb_reg_csr_rty_i, wb_reg_ver_rty_i, wb_triggen_rty_i, wb_reg_fifo_rty_i, wb_icx_spi_rty_i, wb_dac_spi_rty_i, wb_i2c_ms_cbuf_rty_i}));

endmodule
