#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaad53e4a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad53e4d40 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaad53e4a20;
 .timescale 0 0;
v0xaaaad540e0b0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaad53e4d40
TD_$unit.pow10 ;
    %load/vec4 v0xaaaad540e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaad53e4bb0 .scope module, "aoc4_tb" "aoc4_tb" 4 1;
 .timescale 0 0;
v0xaaaad5432580_0 .net "ack", 0 0, v0xaaaad5430740_0;  1 drivers
v0xaaaad5432670_0 .net "busy", 0 0, L_0xaaaad53d1170;  1 drivers
v0xaaaad5432740_0 .var/2s "c", 31 0;
v0xaaaad5432810_0 .var "clock", 0 0;
v0xaaaad5432900_0 .var "col_addr", 3 0;
v0xaaaad54329f0_0 .var/2s "col_i", 31 0;
v0xaaaad5432ab0_0 .var/2s "done", 31 0;
v0xaaaad5432b90_0 .var/2s "fd", 31 0;
v0xaaaad5432c70_0 .var "owner_row_addr", 3 0;
v0xaaaad5432d30_0 .var "partial_row_vec", 3 0;
v0xaaaad5432e10_0 .var "partial_vec_in", 3 0;
v0xaaaad5432ed0_0 .net "partial_vec_out", 3 0, L_0xaaaad5444ba0;  1 drivers
v0xaaaad5432f70_0 .var "read_en", 0 0;
v0xaaaad5433040_0 .var "reset", 0 0;
v0xaaaad5433110_0 .var/2s "row_i", 31 0;
v0xaaaad54331b0_0 .var "write_en", 0 0;
S_0xaaaad542e4a0 .scope module, "dut" "BankController" 4 8, 5 5 0, S_0xaaaad53e4bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 4 "owner_row_addr";
    .port_info 5 /INPUT 4 "partial_vec_in";
    .port_info 6 /INPUT 4 "col_addr";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaad53d5dc0 .enum4 (1)
   "IDLE" 1'b0,
   "DATA_FETCH" 1'b1
 ;
L_0xaaaad540df10 .functor OR 1, v0xaaaad5431190_0, v0xaaaad5431980_0, C4<0>, C4<0>;
L_0xffffa5000018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaad540e270 .functor XOR 1, v0xaaaad54308c0_0, L_0xffffa5000018, C4<0>, C4<0>;
L_0xaaaad53d1170 .functor AND 1, L_0xaaaad540e270, L_0xaaaad54333e0, C4<1>, C4<1>;
L_0xaaaad53fef50 .functor AND 1, L_0xaaaad54335a0, L_0xaaaad54336d0, C4<1>, C4<1>;
L_0xaaaad540b940 .functor AND 1, L_0xaaaad5433840, L_0xaaaad5433960, C4<1>, C4<1>;
L_0xaaaad5433ca0 .functor OR 1, L_0xaaaad540b940, L_0xaaaad5433bb0, C4<0>, C4<0>;
L_0xffffa50000f0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaad5443fc0 .functor AND 32, L_0xaaaad5433df0, L_0xffffa50000f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xffffa50001c8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaad54441f0 .functor AND 32, L_0xaaaad54444a0, L_0xffffa50001c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaad542f070_0 .net *"_ivl_10", 0 0, L_0xaaaad54335a0;  1 drivers
v0xaaaad542f150_0 .net *"_ivl_13", 0 0, L_0xaaaad54336d0;  1 drivers
v0xaaaad542f210_0 .net *"_ivl_17", 0 0, L_0xaaaad5433840;  1 drivers
v0xaaaad542f2b0_0 .net *"_ivl_19", 0 0, L_0xaaaad5433960;  1 drivers
v0xaaaad542f370_0 .net/2u *"_ivl_2", 0 0, L_0xffffa5000018;  1 drivers
v0xaaaad542f4a0_0 .net *"_ivl_21", 0 0, L_0xaaaad540b940;  1 drivers
v0xaaaad542f560_0 .net *"_ivl_23", 0 0, L_0xaaaad5433ad0;  1 drivers
v0xaaaad542f640_0 .net *"_ivl_25", 0 0, L_0xaaaad5433bb0;  1 drivers
v0xaaaad542f700_0 .net *"_ivl_27", 0 0, L_0xaaaad5433ca0;  1 drivers
L_0xffffa5000060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaad542f7c0_0 .net/2u *"_ivl_28", 3 0, L_0xffffa5000060;  1 drivers
v0xaaaad542f8a0_0 .net *"_ivl_30", 31 0, L_0xaaaad5433df0;  1 drivers
L_0xffffa50000a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad542f980_0 .net *"_ivl_33", 27 0, L_0xffffa50000a8;  1 drivers
v0xaaaad542fa60_0 .net/2u *"_ivl_34", 31 0, L_0xffffa50000f0;  1 drivers
v0xaaaad542fb40_0 .net *"_ivl_36", 31 0, L_0xaaaad5443fc0;  1 drivers
L_0xffffa5000138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad542fc20_0 .net/2u *"_ivl_38", 31 0, L_0xffffa5000138;  1 drivers
v0xaaaad542fd00_0 .net *"_ivl_4", 0 0, L_0xaaaad540e270;  1 drivers
v0xaaaad542fdc0_0 .net *"_ivl_40", 31 0, L_0xaaaad5444150;  1 drivers
v0xaaaad542fea0_0 .net *"_ivl_43", 3 0, L_0xaaaad5444300;  1 drivers
v0xaaaad542ff80_0 .net *"_ivl_44", 31 0, L_0xaaaad54444a0;  1 drivers
L_0xffffa5000180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad5430060_0 .net *"_ivl_47", 27 0, L_0xffffa5000180;  1 drivers
v0xaaaad5430140_0 .net/2u *"_ivl_48", 31 0, L_0xffffa50001c8;  1 drivers
v0xaaaad5430220_0 .net *"_ivl_50", 31 0, L_0xaaaad54441f0;  1 drivers
L_0xffffa5000210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaad5430300_0 .net/2u *"_ivl_52", 31 0, L_0xffffa5000210;  1 drivers
v0xaaaad54303e0_0 .net *"_ivl_54", 31 0, L_0xaaaad5444630;  1 drivers
v0xaaaad54304c0_0 .net *"_ivl_57", 3 0, L_0xaaaad5444850;  1 drivers
v0xaaaad54305a0_0 .net *"_ivl_58", 3 0, L_0xaaaad5444990;  1 drivers
v0xaaaad5430680_0 .net *"_ivl_6", 0 0, L_0xaaaad54333e0;  1 drivers
v0xaaaad5430740_0 .var "ack", 0 0;
v0xaaaad5430800_0 .net "addr_fetched", 0 0, L_0xaaaad53fef50;  1 drivers
v0xaaaad54308c0_0 .var "bank_state", 0 0;
v0xaaaad54309a0_0 .var "bank_vec_addr", 3 0;
v0xaaaad5430a80_0 .var "bank_vec_addr_invalid", 0 0;
v0xaaaad5430b40_0 .net "bank_vec_buf", 11 0, v0xaaaad542ece0_0;  1 drivers
v0xaaaad5430e10_0 .var "bank_vec_stable", 11 0;
v0xaaaad5430eb0_0 .net "busy", 0 0, L_0xaaaad53d1170;  alias, 1 drivers
v0xaaaad5430f50_0 .net "clock", 0 0, v0xaaaad5432810_0;  1 drivers
v0xaaaad5430ff0_0 .net "col_addr", 3 0, v0xaaaad5432900_0;  1 drivers
v0xaaaad54310b0_0 .var "dirty_list", 9 0;
v0xaaaad5431190_0 .var "fetch_en", 0 0;
v0xaaaad5431250_0 .var "next_bank_state", 0 0;
v0xaaaad5431330_0 .net "owner_row_addr", 3 0, v0xaaaad5432c70_0;  1 drivers
v0xaaaad5431420_0 .net "partial_vec_in", 3 0, v0xaaaad5432e10_0;  1 drivers
v0xaaaad54314e0_0 .net "partial_vec_out", 3 0, L_0xaaaad5444ba0;  alias, 1 drivers
v0xaaaad54315c0_0 .var "prev_write", 0 0;
v0xaaaad5431680_0 .net "read_en", 0 0, v0xaaaad5432f70_0;  1 drivers
v0xaaaad5431740_0 .net "reset", 0 0, v0xaaaad5433040_0;  1 drivers
v0xaaaad5431800_0 .net "write_en", 0 0, v0xaaaad54331b0_0;  1 drivers
v0xaaaad54318c0_0 .var "write_pending", 0 0;
v0xaaaad5431980_0 .var "writeback_valid", 0 0;
E_0xaaaad53d71d0/0 .event edge, v0xaaaad54308c0_0, v0xaaaad5431680_0, v0xaaaad5431800_0, v0xaaaad53ff070_0;
E_0xaaaad53d71d0/1 .event edge, v0xaaaad54309a0_0, v0xaaaad5430a80_0;
E_0xaaaad53d71d0 .event/or E_0xaaaad53d71d0/0, E_0xaaaad53d71d0/1;
L_0xaaaad54333e0 .cmp/eq 4, v0xaaaad54309a0_0, v0xaaaad5432c70_0;
L_0xaaaad54335a0 .cmp/eq 4, v0xaaaad5432c70_0, v0xaaaad54309a0_0;
L_0xaaaad54336d0 .reduce/nor v0xaaaad5430a80_0;
L_0xaaaad5433840 .reduce/nor L_0xaaaad53fef50;
L_0xaaaad5433960 .reduce/nor v0xaaaad54315c0_0;
L_0xaaaad5433ad0 .part/v v0xaaaad54310b0_0, v0xaaaad5432c70_0, 1;
L_0xaaaad5433bb0 .reduce/nor L_0xaaaad5433ad0;
L_0xaaaad5433df0 .concat [ 4 28 0 0], v0xaaaad5432900_0, L_0xffffa50000a8;
L_0xaaaad5444150 .arith/sum 32, L_0xaaaad5443fc0, L_0xffffa5000138;
L_0xaaaad5444300 .part/v v0xaaaad5430e10_0, L_0xaaaad5444150, 4;
L_0xaaaad54444a0 .concat [ 4 28 0 0], v0xaaaad5432900_0, L_0xffffa5000180;
L_0xaaaad5444630 .arith/sum 32, L_0xaaaad54441f0, L_0xffffa5000210;
L_0xaaaad5444850 .part/v v0xaaaad542ece0_0, L_0xaaaad5444630, 4;
L_0xaaaad5444990 .functor MUXZ 4, L_0xaaaad5444850, L_0xaaaad5444300, v0xaaaad54315c0_0, C4<>;
L_0xaaaad5444ba0 .functor MUXZ 4, L_0xaaaad5444990, L_0xffffa5000060, L_0xaaaad5433ca0, C4<>;
S_0xaaaad542e820 .scope module, "bank" "single_port_sync_ram" 5 25, 6 3 0, S_0xaaaad542e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaad53d6510 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000000100>;
P_0xaaaad53d6550 .param/l "DEPTH" 0 6 5, +C4<0000000000000000000000000000001010>;
v0xaaaad53ff070_0 .net "addr", 3 0, v0xaaaad5432c70_0;  alias, 1 drivers
v0xaaaad540baa0_0 .net "bank_en", 0 0, L_0xaaaad540df10;  1 drivers
v0xaaaad542eb80_0 .net "clock", 0 0, v0xaaaad5432810_0;  alias, 1 drivers
v0xaaaad542ec20 .array "mem", 0 9, 11 0;
v0xaaaad542ece0_0 .var "read_data", 11 0;
v0xaaaad542ee10_0 .net "write_data", 11 0, v0xaaaad5430e10_0;  1 drivers
v0xaaaad542eef0_0 .net "write_en", 0 0, v0xaaaad5431980_0;  1 drivers
E_0xaaaad53dd190 .event posedge, v0xaaaad542eb80_0;
S_0xaaaad5431bd0 .scope task, "print_mem" "print_mem" 4 17, 4 17 0, S_0xaaaad53e4bb0;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaad5431d80;
    %jmp t_0;
    .scope S_0xaaaad5431d80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad5431f60_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaad5431f60_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 19 "$display", "%0d: %1b", v0xaaaad5431f60_0, &A<v0xaaaad542ec20, v0xaaaad5431f60_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad5431f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad5431f60_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaad5431bd0;
t_0 %join;
    %end;
S_0xaaaad5431d80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 18, 4 18 0, S_0xaaaad5431bd0;
 .timescale 0 0;
v0xaaaad5431f60_0 .var/2s "i", 31 0;
S_0xaaaad5432060 .scope task, "write_mem" "write_mem" 4 23, 4 23 0, S_0xaaaad53e4bb0;
 .timescale 0 0;
v0xaaaad54322b0_0 .var "col_i", 3 0;
v0xaaaad54323b0_0 .var "partial_vec", 3 0;
v0xaaaad5432490_0 .var "row_i", 3 0;
E_0xaaaad53d7470 .event negedge, v0xaaaad542eb80_0;
E_0xaaaad53beef0 .event posedge, v0xaaaad5430740_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaad53d7470;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad54331b0_0, 0, 1;
    %load/vec4 v0xaaaad54323b0_0;
    %store/vec4 v0xaaaad5432e10_0, 0, 4;
    %load/vec4 v0xaaaad5432490_0;
    %store/vec4 v0xaaaad5432c70_0, 0, 4;
    %load/vec4 v0xaaaad54322b0_0;
    %store/vec4 v0xaaaad5432900_0, 0, 4;
    %wait E_0xaaaad53d7470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad54331b0_0, 0, 1;
    %load/vec4 v0xaaaad5432580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaad53beef0;
T_2.15 ;
    %pushi/vec4 2, 0, 32;
T_2.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.18, 5;
    %jmp/1 T_2.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad53d7470;
    %jmp T_2.17;
T_2.18 ;
    %pop/vec4 1;
    %end;
    .scope S_0xaaaad542e820;
T_3 ;
    %wait E_0xaaaad53dd190;
    %load/vec4 v0xaaaad540baa0_0;
    %load/vec4 v0xaaaad542eef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xaaaad542ee10_0;
    %load/vec4 v0xaaaad53ff070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad542ec20, 0, 4;
T_3.0 ;
    %load/vec4 v0xaaaad540baa0_0;
    %load/vec4 v0xaaaad542eef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xaaaad53ff070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaad542ec20, 4;
    %assign/vec4 v0xaaaad542ece0_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaad542e4a0;
T_4 ;
Ewait_0 .event/or E_0xaaaad53d71d0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad5431190_0, 0, 1;
    %load/vec4 v0xaaaad54308c0_0;
    %store/vec4 v0xaaaad5431250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xaaaad5431680_0;
    %load/vec4 v0xaaaad5431800_0;
    %or;
    %load/vec4 v0xaaaad5431330_0;
    %load/vec4 v0xaaaad54309a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xaaaad5430a80_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0xaaaad5430740_0, 0, 1;
    %load/vec4 v0xaaaad54308c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0xaaaad5431680_0;
    %load/vec4 v0xaaaad5431800_0;
    %or;
    %load/vec4 v0xaaaad5430a80_0;
    %load/vec4 v0xaaaad5431330_0;
    %load/vec4 v0xaaaad54309a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad5431190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad5431250_0, 0, 1;
T_4.3 ;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad5430740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad5431250_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xaaaad542e4a0;
T_5 ;
    %wait E_0xaaaad53dd190;
    %load/vec4 v0xaaaad5431740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad54308c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaad54310b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad54318c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad5430a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad54315c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaad5431250_0;
    %assign/vec4 v0xaaaad54308c0_0, 0;
    %load/vec4 v0xaaaad5431800_0;
    %assign/vec4 v0xaaaad54318c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad5431980_0, 0;
    %load/vec4 v0xaaaad54318c0_0;
    %load/vec4 v0xaaaad5430800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaad5431330_0;
    %assign/vec4/off/d v0xaaaad54310b0_0, 4, 5;
    %load/vec4 v0xaaaad54310b0_0;
    %load/vec4 v0xaaaad5431330_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0xaaaad5430e10_0, 0;
T_5.4 ;
    %load/vec4 v0xaaaad5431420_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad5430ff0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad5430e10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad5430a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad54315c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad5431980_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaad5431680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad54315c0_0, 0;
T_5.6 ;
T_5.3 ;
    %load/vec4 v0xaaaad5431250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0xaaaad5431330_0;
    %assign/vec4 v0xaaaad54309a0_0, 0;
T_5.8 ;
    %load/vec4 v0xaaaad5431680_0;
    %flag_set/vec4 8;
    %load/vec4 v0xaaaad5431800_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.10, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad5430a80_0, 0;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaad53e4bb0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaad5432810_0;
    %inv;
    %store/vec4 v0xaaaad5432810_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0xaaaad53e4bb0;
T_7 ;
    %vpi_call/w 4 13 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad53e4bb0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xaaaad53e4bb0;
T_8 ;
    %vpi_func 4 45 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad5432b90_0, 0, 32;
    %load/vec4 v0xaaaad5432b90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 4 46 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad5432810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad5433040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad5432f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad54331b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad5432c70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad5432e10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad5432900_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad5432ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad5433110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad54329f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad5432d30_0, 0, 4;
    %pushi/vec4 3, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad53d7470;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad5433040_0, 0, 1;
    %wait E_0xaaaad53d7470;
T_8.4 ;
    %load/vec4 v0xaaaad5432ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.5, 8;
    %vpi_func 4 66 "$fgetc" 32, v0xaaaad5432b90_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad5432740_0, 0, 32;
    %load/vec4 v0xaaaad5432740_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad5432ab0_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0xaaaad5432740_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0xaaaad5432d30_0;
    %store/vec4 v0xaaaad54323b0_0, 0, 4;
    %load/vec4 v0xaaaad5433110_0;
    %pad/s 4;
    %store/vec4 v0xaaaad5432490_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaad54322b0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad5432060;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad54329f0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad5433110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad5433110_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaad54329f0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaad54329f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaaad5432d30_0;
    %store/vec4 v0xaaaad54323b0_0, 0, 4;
    %load/vec4 v0xaaaad5433110_0;
    %pad/s 4;
    %store/vec4 v0xaaaad5432490_0, 0, 4;
    %load/vec4 v0xaaaad54329f0_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaad54322b0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad5432060;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad5432d30_0, 0, 4;
T_8.10 ;
    %load/vec4 v0xaaaad5432740_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad54329f0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad5432d30_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad54329f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad54329f0_0, 0, 32;
T_8.9 ;
T_8.7 ;
    %jmp T_8.4;
T_8.5 ;
    %fork TD_aoc4_tb.print_mem, S_0xaaaad5431bd0;
    %join;
    %vpi_call/w 4 86 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/single_port_ram.sv";
