#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x8b3b20 .scope module, "Register_16Bit_Buffered" "Register_16Bit_Buffered" 2 64;
 .timescale 0 0;
v0x8b2970_0 .net *"_s0", 2 0, L_0x8e22e0; 1 drivers
v0x8df710_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x8df7b0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x8df850_0 .net *"_s6", 0 0, L_0x8e2440; 1 drivers
v0x8df900_0 .net *"_s8", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x8df9a0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x8dfa80_0 .net "data_in", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x8dfb20_0 .var "data_internal", 15 0;
v0x8dfc10_0 .net "data_out", 15 0, L_0x8e25b0; 1 drivers
v0x8dfcb0_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x8dfdb0_0 .net "latch", 0 0, C4<z>; 0 drivers
E_0x8b3c70 .event posedge, v0x8df9a0_0;
L_0x8e22e0 .concat [ 1 2 0 0], C4<z>, C4<00>;
L_0x8e2440 .cmp/eq 3, L_0x8e22e0, C4<001>;
L_0x8e25b0 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0x8dfb20_0, L_0x8e2440, C4<>;
S_0x8b3f70 .scope module, "Register_4Bit_Buffered" "Register_4Bit_Buffered" 2 28;
 .timescale 0 0;
v0x8dfe90_0 .net *"_s0", 2 0, L_0x8e26a0; 1 drivers
v0x8dff50_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x8dfff0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x8e0090_0 .net *"_s6", 0 0, L_0x8e28d0; 1 drivers
v0x8e0140_0 .net *"_s8", 3 0, C4<zzzz>; 0 drivers
v0x8e01e0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x8e0280_0 .net "data_in", 3 0, C4<zzzz>; 0 drivers
v0x8e0320_0 .var "data_internal", 3 0;
v0x8e03c0_0 .net "data_out", 3 0, L_0x8e2a40; 1 drivers
v0x8e0460_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x8e0560_0 .net "latch", 0 0, C4<z>; 0 drivers
E_0x8df8d0 .event posedge, v0x8e01e0_0;
L_0x8e26a0 .concat [ 1 2 0 0], C4<z>, C4<00>;
L_0x8e28d0 .cmp/eq 3, L_0x8e26a0, C4<001>;
L_0x8e2a40 .functor MUXZ 4, C4<zzzz>, v0x8e0320_0, L_0x8e28d0, C4<>;
S_0x8b5c50 .scope module, "Register_8Bit_Buffered" "Register_8Bit_Buffered" 2 46;
 .timescale 0 0;
v0x8e0640_0 .net *"_s0", 2 0, L_0x8e2b30; 1 drivers
v0x8e0700_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x8e07a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x8e0840_0 .net *"_s6", 0 0, L_0x8e2d70; 1 drivers
v0x8e08f0_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x8e0990_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x8e0a30_0 .net "data_in", 7 0, C4<zzzzzzzz>; 0 drivers
v0x8e0ad0_0 .var "data_internal", 7 0;
v0x8e0b70_0 .net "data_out", 7 0, L_0x8e2eb0; 1 drivers
v0x8e0c10_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x8e0d10_0 .net "latch", 0 0, C4<z>; 0 drivers
E_0x8e0110 .event posedge, v0x8e0990_0;
L_0x8e2b30 .concat [ 1 2 0 0], C4<z>, C4<00>;
L_0x8e2d70 .cmp/eq 3, L_0x8e2b30, C4<001>;
L_0x8e2eb0 .functor MUXZ 8, C4<zzzzzzzz>, v0x8e0ad0_0, L_0x8e2d70, C4<>;
S_0x8b3d30 .scope module, "test" "test" 3 3;
 .timescale 0 0;
RS_0x2b7bb33fb9d8 .resolv tri, L_0x8e3420, L_0x8e3a50, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x8e1fa0_0 .net8 "bus", 15 0, RS_0x2b7bb33fb9d8; 2 drivers
v0x8e2020_0 .var "clk", 0 0;
v0x8e20a0_0 .var "data_push", 15 0;
v0x8e2140_0 .var "enable", 0 0;
v0x8e2210_0 .var "latch", 0 0;
L_0x8e3420 .part/pv L_0x8e3330, 0, 8, 16;
L_0x8e3540 .part v0x8e20a0_0, 0, 8;
L_0x8e3a50 .part/pv L_0x8e3960, 4, 8, 16;
L_0x8e3b90 .part v0x8e20a0_0, 0, 8;
S_0x8e16f0 .scope module, "regA" "Register_Buffered" 3 10, 2 8, S_0x8b3d30;
 .timescale 0 0;
P_0x8e1318 .param/l "width" 2 15, +C4<01000>;
v0x8e1860_0 .net *"_s0", 2 0, L_0x8e2fa0; 1 drivers
v0x8e1900_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x8e19a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x8e1a40_0 .net *"_s6", 0 0, L_0x8e31c0; 1 drivers
v0x8e1ac0_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x8e1b60_0 .net "clk", 0 0, v0x8e2020_0; 1 drivers
v0x8e1c20_0 .net "data_in", 7 0, L_0x8e3540; 1 drivers
v0x8e1ca0_0 .var "data_internal", 7 0;
v0x8e1d40_0 .net "data_out", 7 0, L_0x8e3330; 1 drivers
v0x8e1de0_0 .net "enable", 0 0, v0x8e2140_0; 1 drivers
v0x8e1ef0_0 .net "latch", 0 0, v0x8e2210_0; 1 drivers
L_0x8e2fa0 .concat [ 1 2 0 0], v0x8e2140_0, C4<00>;
L_0x8e31c0 .cmp/eq 3, L_0x8e2fa0, C4<001>;
L_0x8e3330 .functor MUXZ 8, C4<zzzzzzzz>, v0x8e1ca0_0, L_0x8e31c0, C4<>;
S_0x8e0db0 .scope module, "regB" "Register_Buffered" 3 11, 2 8, S_0x8b3d30;
 .timescale 0 0;
P_0x8dfa28 .param/l "width" 2 15, +C4<01000>;
v0x8e0f40_0 .net *"_s0", 2 0, L_0x8e3610; 1 drivers
v0x8e1000_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x8e10a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x8e1140_0 .net *"_s6", 0 0, L_0x8e3840; 1 drivers
v0x8e11f0_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x8e1290_0 .alias "clk", 0 0, v0x8e1b60_0;
v0x8e1370_0 .net "data_in", 7 0, L_0x8e3b90; 1 drivers
v0x8e1410_0 .var "data_internal", 7 0;
v0x8e14b0_0 .net "data_out", 7 0, L_0x8e3960; 1 drivers
v0x8e1550_0 .alias "enable", 0 0, v0x8e1de0_0;
v0x8e1650_0 .alias "latch", 0 0, v0x8e1ef0_0;
E_0x8e08c0 .event posedge, v0x8e1290_0;
L_0x8e3610 .concat [ 1 2 0 0], v0x8e2140_0, C4<00>;
L_0x8e3840 .cmp/eq 3, L_0x8e3610, C4<001>;
L_0x8e3960 .functor MUXZ 8, C4<zzzzzzzz>, v0x8e1410_0, L_0x8e3840, C4<>;
    .scope S_0x8b3b20;
T_0 ;
    %set/v v0x8dfb20_0, 2, 16;
    %end;
    .thread T_0;
    .scope S_0x8b3b20;
T_1 ;
    %wait E_0x8b3c70;
    %load/v 8, v0x8dfdb0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x8dfa80_0, 16;
    %set/v v0x8dfb20_0, 8, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x8b3f70;
T_2 ;
    %set/v v0x8e0320_0, 2, 4;
    %end;
    .thread T_2;
    .scope S_0x8b3f70;
T_3 ;
    %wait E_0x8df8d0;
    %load/v 8, v0x8e0560_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x8e0280_0, 4;
    %set/v v0x8e0320_0, 8, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x8b5c50;
T_4 ;
    %set/v v0x8e0ad0_0, 2, 8;
    %end;
    .thread T_4;
    .scope S_0x8b5c50;
T_5 ;
    %wait E_0x8e0110;
    %load/v 8, v0x8e0d10_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x8e0a30_0, 8;
    %set/v v0x8e0ad0_0, 8, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x8e16f0;
T_6 ;
    %set/v v0x8e1ca0_0, 2, 8;
    %end;
    .thread T_6;
    .scope S_0x8e16f0;
T_7 ;
    %wait E_0x8e08c0;
    %load/v 8, v0x8e1ef0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x8e1c20_0, 8;
    %set/v v0x8e1ca0_0, 8, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x8e0db0;
T_8 ;
    %set/v v0x8e1410_0, 2, 8;
    %end;
    .thread T_8;
    .scope S_0x8e0db0;
T_9 ;
    %wait E_0x8e08c0;
    %load/v 8, v0x8e1650_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x8e1370_0, 8;
    %set/v v0x8e1410_0, 8, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x8b3d30;
T_10 ;
    %movi 8, 43981, 16;
    %set/v v0x8e20a0_0, 8, 16;
    %end;
    .thread T_10;
    .scope S_0x8b3d30;
T_11 ;
    %vpi_call 3 16 "$dumpvars", 4'sb0100, S_0x8b3d30;
    %set/v v0x8e2020_0, 0, 1;
    %set/v v0x8e2140_0, 0, 1;
    %set/v v0x8e2210_0, 0, 1;
    %delay 11, 0;
    %set/v v0x8e2210_0, 1, 1;
    %delay 6, 0;
    %set/v v0x8e2210_0, 0, 1;
    %delay 20, 0;
    %set/v v0x8e2140_0, 1, 1;
    %delay 6, 0;
    %set/v v0x8e2140_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 36 "$finish";
    %end;
    .thread T_11;
    .scope S_0x8b3d30;
T_12 ;
    %delay 2, 0;
    %load/v 8, v0x8e2020_0, 1;
    %inv 8, 1;
    %set/v v0x8e2020_0, 8, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./modules/Registers.v";
    "test.v";
