
---------- Begin Simulation Statistics ----------
final_tick                                  544917000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  17399                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159788                       # Number of bytes of host memory used
host_op_rate                                    17451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.41                       # Real time elapsed on the host
host_tick_rate                               73569166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      128872                       # Number of instructions simulated
sim_ops                                        129254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000545                       # Number of seconds simulated
sim_ticks                                   544917000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22350                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005714                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994286                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1089834                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1083607.000011                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15929                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              6226.999989                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120839                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20284                       # Number of load instructions
system.cpu00.num_mem_refs                       36549                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62922     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20569     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        3113500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      3113500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      3113500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     541803500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      3113500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             354                       # Number of branches fetched
system.cpu01.committedInsts                      1851                       # Number of instructions committed
system.cpu01.committedOps                        1857                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.973737                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.026263                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1089834                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             28622.001947                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          186                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       168                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1061211.998053                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1821                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1821                       # number of integer instructions
system.cpu01.num_int_register_reads              2112                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             1313                       # number of times the integer registers were written
system.cpu01.num_load_insts                       437                       # Number of load instructions
system.cpu01.num_mem_refs                         695                       # number of memory refs
system.cpu01.num_store_insts                      258                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.54%      0.54% # Class of executed instruction
system.cpu01.op_class::IntAlu                    1151     61.92%     62.45% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.05%     62.51% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.11%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     62.61% # Class of executed instruction
system.cpu01.op_class::MemRead                    441     23.72%     86.34% # Class of executed instruction
system.cpu01.op_class::MemWrite                   242     13.02%     99.35% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.35% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.65%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1859                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      119627500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    119627500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    119627500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     425289500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    119627500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             415                       # Number of branches fetched
system.cpu02.committedInsts                      2192                       # Number of instructions committed
system.cpu02.committedOps                        2198                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.976313                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.023687                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1089811                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             25814.457149                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          216                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       199                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1063996.542851                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                2157                       # Number of integer alu accesses
system.cpu02.num_int_insts                       2157                       # number of integer instructions
system.cpu02.num_int_register_reads              2496                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             1569                       # number of times the integer registers were written
system.cpu02.num_load_insts                       523                       # Number of load instructions
system.cpu02.num_mem_refs                         817                       # number of memory refs
system.cpu02.num_store_insts                      294                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.45%      0.45% # Class of executed instruction
system.cpu02.op_class::IntAlu                    1370     62.27%     62.73% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.05%     62.77% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.09%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.86% # Class of executed instruction
system.cpu02.op_class::MemRead                    527     23.95%     86.82% # Class of executed instruction
system.cpu02.op_class::MemWrite                   278     12.64%     99.45% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.45% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.55%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     2200                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      112755500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    112755500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    112755500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     432161500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    112755500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             375                       # Number of branches fetched
system.cpu03.committedInsts                      1948                       # Number of instructions committed
system.cpu03.committedOps                        1954                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.976122                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.023878                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1089707                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             26019.969453                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          191                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       184                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1063687.030547                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1910                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1910                       # number of integer instructions
system.cpu03.num_int_register_reads              2216                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             1382                       # number of times the integer registers were written
system.cpu03.num_load_insts                       459                       # Number of load instructions
system.cpu03.num_mem_refs                         726                       # number of memory refs
system.cpu03.num_store_insts                      267                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.51%      0.51% # Class of executed instruction
system.cpu03.op_class::IntAlu                    1217     62.22%     62.73% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.05%     62.78% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.10%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.88% # Class of executed instruction
system.cpu03.op_class::MemRead                    463     23.67%     86.55% # Class of executed instruction
system.cpu03.op_class::MemWrite                   251     12.83%     99.39% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.39% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.61%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1956                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      103275500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    103275500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    103275500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     441641500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    103275500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             355                       # Number of branches fetched
system.cpu04.committedInsts                      1850                       # Number of instructions committed
system.cpu04.committedOps                        1856                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.976173                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.023827                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1089834                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             25968.001952                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          183                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       172                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1063865.998048                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1816                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1816                       # number of integer instructions
system.cpu04.num_int_register_reads              2108                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             1311                       # number of times the integer registers were written
system.cpu04.num_load_insts                       437                       # Number of load instructions
system.cpu04.num_mem_refs                         694                       # number of memory refs
system.cpu04.num_store_insts                      257                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.54%      0.54% # Class of executed instruction
system.cpu04.op_class::IntAlu                    1151     61.95%     62.49% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.05%     62.54% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.11%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     62.65% # Class of executed instruction
system.cpu04.op_class::MemRead                    441     23.74%     86.38% # Class of executed instruction
system.cpu04.op_class::MemWrite                   241     12.97%     99.35% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.35% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.65%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1858                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       94550000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     94550000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     94550000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     450367000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     94550000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             390                       # Number of branches fetched
system.cpu05.committedInsts                      2034                       # Number of instructions committed
system.cpu05.committedOps                        2040                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.976672                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.023328                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1089727                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             25421.505823                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          200                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       190                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1064305.494177                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1996                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1996                       # number of integer instructions
system.cpu05.num_int_register_reads              2315                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             1447                       # number of times the integer registers were written
system.cpu05.num_load_insts                       481                       # Number of load instructions
system.cpu05.num_mem_refs                         757                       # number of memory refs
system.cpu05.num_store_insts                      276                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.49%      0.49% # Class of executed instruction
system.cpu05.op_class::IntAlu                    1272     62.29%     62.78% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.05%     62.83% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.10%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.93% # Class of executed instruction
system.cpu05.op_class::MemRead                    485     23.75%     86.68% # Class of executed instruction
system.cpu05.op_class::MemWrite                   260     12.73%     99.41% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.41% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.59%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     2042                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       86609000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     86609000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     86609000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     458308000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     86609000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             379                       # Number of branches fetched
system.cpu06.committedInsts                      1971                       # Number of instructions committed
system.cpu06.committedOps                        1977                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.976467                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.023533                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1089828                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             25646.860755                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          194                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       185                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1064181.139245                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1934                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1934                       # number of integer instructions
system.cpu06.num_int_register_reads              2242                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             1400                       # number of times the integer registers were written
system.cpu06.num_load_insts                       464                       # Number of load instructions
system.cpu06.num_mem_refs                         733                       # number of memory refs
system.cpu06.num_store_insts                      269                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.51%      0.51% # Class of executed instruction
system.cpu06.op_class::IntAlu                    1233     62.30%     62.81% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.05%     62.86% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.10%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.96% # Class of executed instruction
system.cpu06.op_class::MemRead                    468     23.65%     86.61% # Class of executed instruction
system.cpu06.op_class::MemWrite                   253     12.78%     99.39% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.39% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.61%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1979                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       78268500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     78268500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     78268500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     466648500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     78268500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             338                       # Number of branches fetched
system.cpu07.committedInsts                      1756                       # Number of instructions committed
system.cpu07.committedOps                        1762                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.976461                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.023539                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1089817                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             25653.601784                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          174                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       164                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1064163.398216                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1724                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1724                       # number of integer instructions
system.cpu07.num_int_register_reads              2003                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             1242                       # number of times the integer registers were written
system.cpu07.num_load_insts                       413                       # Number of load instructions
system.cpu07.num_mem_refs                         660                       # number of memory refs
system.cpu07.num_store_insts                      247                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.57%      0.57% # Class of executed instruction
system.cpu07.op_class::IntAlu                    1091     61.85%     62.41% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.06%     62.47% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.11%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     62.59% # Class of executed instruction
system.cpu07.op_class::MemRead                    417     23.64%     86.22% # Class of executed instruction
system.cpu07.op_class::MemWrite                   231     13.10%     99.32% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.32% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.68%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1764                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       69540500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     69540500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     69540500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     475376500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     69540500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             394                       # Number of branches fetched
system.cpu08.committedInsts                      2050                       # Number of instructions committed
system.cpu08.committedOps                        2056                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.976639                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.023361                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1089816                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             25459.581449                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          201                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       193                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1064356.418551                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                2010                       # Number of integer alu accesses
system.cpu08.num_int_insts                       2010                       # number of integer instructions
system.cpu08.num_int_register_reads              2332                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             1457                       # number of times the integer registers were written
system.cpu08.num_load_insts                       486                       # Number of load instructions
system.cpu08.num_mem_refs                         764                       # number of memory refs
system.cpu08.num_store_insts                      278                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.49%      0.49% # Class of executed instruction
system.cpu08.op_class::IntAlu                    1281     62.24%     62.73% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.05%     62.78% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.10%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.88% # Class of executed instruction
system.cpu08.op_class::MemRead                    490     23.81%     86.69% # Class of executed instruction
system.cpu08.op_class::MemWrite                   262     12.73%     99.42% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.42% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.58%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     2058                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       61044500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     61044500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     61044500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     483872500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     61044500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             382                       # Number of branches fetched
system.cpu09.committedInsts                      1987                       # Number of instructions committed
system.cpu09.committedOps                        1993                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.977046                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.022954                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1089833                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             25015.979000                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          193                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       189                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1064817.021000                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1947                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1947                       # number of integer instructions
system.cpu09.num_int_register_reads              2259                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             1411                       # number of times the integer registers were written
system.cpu09.num_load_insts                       469                       # Number of load instructions
system.cpu09.num_mem_refs                         740                       # number of memory refs
system.cpu09.num_store_insts                      271                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.50%      0.50% # Class of executed instruction
system.cpu09.op_class::IntAlu                    1242     62.26%     62.76% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.05%     62.81% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.10%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.91% # Class of executed instruction
system.cpu09.op_class::MemRead                    473     23.71%     86.62% # Class of executed instruction
system.cpu09.op_class::MemWrite                   255     12.78%     99.40% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.40% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.60%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1995                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       51286000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     51286000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     51286000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     493631000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             399                       # Number of branches fetched
system.cpu10.committedInsts                      2078                       # Number of instructions committed
system.cpu10.committedOps                        2084                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.977438                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.022562                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1089833                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             24588.979393                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          202                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       197                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1065244.020607                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                2036                       # Number of integer alu accesses
system.cpu10.num_int_insts                       2036                       # number of integer instructions
system.cpu10.num_int_register_reads              2361                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1478                       # number of times the integer registers were written
system.cpu10.num_load_insts                       492                       # Number of load instructions
system.cpu10.num_mem_refs                         773                       # number of memory refs
system.cpu10.num_store_insts                      281                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.48%      0.48% # Class of executed instruction
system.cpu10.op_class::IntAlu                    1300     62.32%     62.80% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.05%     62.85% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.10%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.94% # Class of executed instruction
system.cpu10.op_class::MemRead                    496     23.78%     86.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                   265     12.70%     99.42% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.42% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.58%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     2086                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       43017500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     43017500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     43017500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     501899500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     43017500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             252                       # Number of branches fetched
system.cpu11.committedInsts                      1288                       # Number of instructions committed
system.cpu11.committedOps                        1294                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.977167                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.022833                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1089790                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             24882.997310                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       124                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1064907.002690                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1262                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1262                       # number of integer instructions
system.cpu11.num_int_register_reads              1472                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              893                       # number of times the integer registers were written
system.cpu11.num_load_insts                       294                       # Number of load instructions
system.cpu11.num_mem_refs                         492                       # number of memory refs
system.cpu11.num_store_insts                      198                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu11.op_class::IntAlu                     791     61.03%     61.81% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.08%     61.88% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.15%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     62.04% # Class of executed instruction
system.cpu11.op_class::MemRead                    298     22.99%     85.03% # Class of executed instruction
system.cpu11.op_class::MemWrite                   182     14.04%     99.07% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1296                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       33967000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     33967000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     33967000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     510950000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     33967000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             363                       # Number of branches fetched
system.cpu12.committedInsts                      1903                       # Number of instructions committed
system.cpu12.committedOps                        1909                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.978469                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.021531                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1089834                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             23465.001957                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          185                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       178                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1066368.998043                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1868                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1868                       # number of integer instructions
system.cpu12.num_int_register_reads              2164                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             1351                       # number of times the integer registers were written
system.cpu12.num_load_insts                       449                       # Number of load instructions
system.cpu12.num_mem_refs                         713                       # number of memory refs
system.cpu12.num_store_insts                      264                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.52%      0.52% # Class of executed instruction
system.cpu12.op_class::IntAlu                    1185     62.01%     62.53% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.05%     62.59% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.10%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.69% # Class of executed instruction
system.cpu12.op_class::MemRead                    453     23.70%     86.39% # Class of executed instruction
system.cpu12.op_class::MemWrite                   248     12.98%     99.37% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.37% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.63%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1911                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       26046500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     26046500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     26046500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     518870500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     26046500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             402                       # Number of branches fetched
system.cpu13.committedInsts                      2109                       # Number of instructions committed
system.cpu13.committedOps                        2115                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.979401                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.020599                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1089834                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             22449.001959                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          204                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       198                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1067384.998041                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                2069                       # Number of integer alu accesses
system.cpu13.num_int_insts                       2069                       # number of integer instructions
system.cpu13.num_int_register_reads              2398                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             1503                       # number of times the integer registers were written
system.cpu13.num_load_insts                       503                       # Number of load instructions
system.cpu13.num_mem_refs                         788                       # number of memory refs
system.cpu13.num_store_insts                      285                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.47%      0.47% # Class of executed instruction
system.cpu13.op_class::IntAlu                    1316     62.16%     62.64% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.05%     62.68% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.09%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.78% # Class of executed instruction
system.cpu13.op_class::MemRead                    507     23.95%     86.73% # Class of executed instruction
system.cpu13.op_class::MemWrite                   269     12.71%     99.43% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.43% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.57%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     2117                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       17644000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     17644000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     17644000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     527273000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     17644000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             349                       # Number of branches fetched
system.cpu14.committedInsts                      1829                       # Number of instructions committed
system.cpu14.committedOps                        1835                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.980327                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.019673                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1089790                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             21439.136361                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          179                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       170                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1068350.863639                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1797                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1797                       # number of integer instructions
system.cpu14.num_int_register_reads              2084                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             1297                       # number of times the integer registers were written
system.cpu14.num_load_insts                       431                       # Number of load instructions
system.cpu14.num_mem_refs                         687                       # number of memory refs
system.cpu14.num_store_insts                      256                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.54%      0.54% # Class of executed instruction
system.cpu14.op_class::IntAlu                    1137     61.89%     62.44% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.05%     62.49% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.11%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     62.60% # Class of executed instruction
system.cpu14.op_class::MemRead                    435     23.68%     86.28% # Class of executed instruction
system.cpu14.op_class::MemWrite                   240     13.06%     99.35% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.35% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.65%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1837                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        9776000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      9776000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      9776000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     535141000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      9776000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             442                       # Number of branches fetched
system.cpu15.committedInsts                      2025                       # Number of instructions committed
system.cpu15.committedOps                        2030                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.977975                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.022025                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1089833                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24003.979931                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          269                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       173                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1065829.020069                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1999                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1999                       # number of integer instructions
system.cpu15.num_int_register_reads              2296                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1436                       # number of times the integer registers were written
system.cpu15.num_load_insts                       410                       # Number of load instructions
system.cpu15.num_mem_refs                         653                       # number of memory refs
system.cpu15.num_store_insts                      243                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.12%      1.12% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1368     66.83%     67.95% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.05%     68.00% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.10%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.10% # Class of executed instruction
system.cpu15.op_class::MemRead                    413     20.18%     88.28% # Class of executed instruction
system.cpu15.op_class::MemWrite                   228     11.14%     99.41% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.41% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.59%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     2047                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     544917000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    275617.22                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               41816.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      1082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    23066.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       98.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   154.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       25.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    77.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.79                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.97                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    154797887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            154797887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    231961932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           231961932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     77164045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            77164045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          480                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   140.133333                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   108.130452                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.068871                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          253     52.71%     52.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          161     33.54%     86.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           35      7.29%     93.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           16      3.33%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            6      1.25%     98.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            4      0.83%     98.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.42%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.42%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          480                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 53760                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  84352                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  30592                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               42048                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        84352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             84352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        42048                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          42048                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1318                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     26650.61                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        53760                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 98657226.696909800172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     35125500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          657                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  17476483.26                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        13696                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 25134102.991831783205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11482049500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  415                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2462                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1318                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1318                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          657                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               657                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               91                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              96                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              77                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              27                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              51                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              33                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000483172750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.916667                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    60.216799                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.304079                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            1      8.33%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            3     25.00%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            3     25.00%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    816                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1318                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1318                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                46.19                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     388                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   4200000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    544344000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               35125500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    19375500                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 657                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       657                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               76.45                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    185                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            13696530                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      163286190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           513.708345                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2301500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     31295500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    121451000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     14907000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    358062000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1474080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  675510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       46629600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2313360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        10327800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             279928410                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           504953000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            19613130                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      183427710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           536.465792                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1604500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      2814000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     93348000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     26932000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    402278500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1338720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1146090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       35847360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3684240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    1779780.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             292329330                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           498387750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                918720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    277531.12                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               39285.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    20535.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                      112.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   161.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       27.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    69.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.90                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        1.09                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    161022688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            161022688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    230200196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           230200196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     69177508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            69177508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          512                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   148.500000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   115.160079                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   133.441105                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          247     48.24%     48.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          170     33.20%     81.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           67     13.09%     94.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           16      3.12%     97.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            6      1.17%     98.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.20%     99.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.59%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          512                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 61440                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  87744                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  26304                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14848                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               37696                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        87744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             87744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        37696                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          37696                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1371                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27508.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        61440                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 112751116.225039780140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     37714500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          589                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  19962438.46                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        14848                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 27248186.421051278710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  11757876250                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  329                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2637                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               219                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1371                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1371                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          589                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               589                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   55.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               88                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              95                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              89                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              33                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              61                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              57                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              35                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000340754750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            72                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    64.018328                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    41.192637                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      7.69%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            3     23.08%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            2     15.38%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    929                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     27                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1371                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1371                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                50.83                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     488                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   411                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4800000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    543961000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               37714500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    19714500                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.846154                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.837652                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              12     92.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 589                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       589                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               73.08                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    190                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            14257410                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1399440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      160221300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           518.781126                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3470000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     15160000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    141799250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     15673750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    351394000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2045760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  740025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       54451680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2913120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         5295120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             282692655                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           502350500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            19321290                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      185961360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           535.368148                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1855000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     17680000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      8805250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     82229000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     26522000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    407825750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       31577760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3941280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         3217980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             291731205                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           497736750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy               1023120                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    323570.96                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               42046.82                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    23296.82                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       95.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   135.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       25.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    62.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.30                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    135418789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            135418789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    197784250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           197784250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     62365461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            62365461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          447                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   145.467562                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   115.370881                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   127.377949                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          201     44.97%     44.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          179     40.04%     85.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           45     10.07%     95.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            9      2.01%     97.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            7      1.57%     98.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.45%     99.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            1      0.22%     99.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            3      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          447                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52288                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  73792                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  21504                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13888                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               33984                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        73792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             73792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        33984                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          33984                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1153                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     29793.80                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52288                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 95955897.870684891939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     34352250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          531                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  21404897.83                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13888                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 25486450.230035033077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11366000750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2292                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               205                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1153                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1153                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          531                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               531                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   55.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               59                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               92                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               34                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             116                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              67                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              79                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              48                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               14                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              55                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              44                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              28                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000371098750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            66                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.650677                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    36.198945                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            2     16.67%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     16.67%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    799                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1153                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1153                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                49.33                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     403                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4085000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    544893500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               34352250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    19033500                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     18.083333                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    18.081284                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.288675                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 531                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       531                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               75.31                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    180                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            12569640                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1285200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      168027450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           516.658785                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2295000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     30790500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    113973500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     12482500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    368475500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1572480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  679305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       43770240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        11255580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             281536155                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           507621000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            18190410                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1934940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      192357330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           536.588728                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       604000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     80644750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     23860500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    421867750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy              972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1017060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       30972960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3591420                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             292396320                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           498246750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                950040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    295772.26                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               43830.54                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    25080.54                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       84.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   140.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       26.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    76.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.36                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.87                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    140234201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            140234201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    216341204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           216341204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     76107003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            76107003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          419                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   143.427208                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   109.075064                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   142.581988                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          220     52.51%     52.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          135     32.22%     84.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           32      7.64%     92.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           19      4.53%     96.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            7      1.67%     98.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.24%     98.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            2      0.48%     99.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            3      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          419                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 45888                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  76416                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  30528                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               41472                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        76416                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             76416                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        41472                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          41472                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1194                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     26320.35                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        45888                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 84210989.930576577783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     31426500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          648                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  17891694.06                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14592                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 26778390.103446945548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  11593817750                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2198                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               215                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1194                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1194                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          648                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               648                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   54.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               68                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               33                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               80                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               76                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               19                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              91                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              72                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              75                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               11                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              61                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              38                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000527039250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     54.307692                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    43.599002                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    44.496038                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            4     30.77%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     23.08%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            2     15.38%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    698                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1194                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1194                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                46.72                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     335                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   477                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3585000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    544812500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               31426500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    17982750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 648                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       648                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               75.60                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    189                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            12916770                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  985320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      146330400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           493.071174                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2350500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     69777250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    122004750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     14289500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    320895000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1488960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  519915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       46846080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1842120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        20622180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             268682865                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           506963750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            20696130                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      187233030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           535.870545                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1064000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      2499750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     83417250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     29365250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    410630750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1159200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       32030880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3277260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         1152240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             292004970                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           495080500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                955260                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         602     25.61%     25.61% |         709     30.16%     55.76% |         554     23.56%     79.33% |         486     20.67%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2351                      
system.ruby.Directory_Controller.Data    |         657     27.09%     27.09% |         589     24.29%     51.38% |         531     21.90%     73.28% |         648     26.72%    100.00%
system.ruby.Directory_Controller.Data::total         2425                      
system.ruby.Directory_Controller.Fetch   |        1318     26.17%     26.17% |        1371     27.22%     53.40% |        1153     22.90%     76.29% |        1194     23.71%    100.00%
system.ruby.Directory_Controller.Fetch::total         5036                      
system.ruby.Directory_Controller.I.Fetch |        1318     26.17%     26.17% |        1371     27.22%     53.40% |        1153     22.90%     76.29% |        1194     23.71%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         5036                      
system.ruby.Directory_Controller.IM.Memory_Data |        1317     26.17%     26.17% |        1371     27.25%     53.42% |        1153     22.91%     76.33% |        1191     23.67%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         5032                      
system.ruby.Directory_Controller.M.CleanReplacement |         602     25.61%     25.61% |         709     30.16%     55.76% |         554     23.56%     79.33% |         486     20.67%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2351                      
system.ruby.Directory_Controller.M.Data  |         657     27.09%     27.09% |         589     24.29%     51.38% |         531     21.90%     73.28% |         648     26.72%    100.00%
system.ruby.Directory_Controller.M.Data::total         2425                      
system.ruby.Directory_Controller.MI.Memory_Ack |         656     27.09%     27.09% |         589     24.32%     51.40% |         529     21.84%     73.25% |         648     26.75%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         2422                      
system.ruby.Directory_Controller.Memory_Ack |         656     27.09%     27.09% |         589     24.32%     51.40% |         529     21.84%     73.25% |         648     26.75%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         2422                      
system.ruby.Directory_Controller.Memory_Data |        1317     26.17%     26.17% |        1371     27.25%     53.42% |        1153     22.91%     76.33% |        1191     23.67%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         5032                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       148474                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      148474    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       148474                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       153842                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.738472                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.148673                      
system.ruby.IFETCH.latency_hist_seqr::stdev    23.179424                      
system.ruby.IFETCH.latency_hist_seqr     |      152170     98.91%     98.91% |        1614      1.05%     99.96% |          10      0.01%     99.97% |          12      0.01%     99.98% |          12      0.01%     99.98% |           8      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          16      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       153842                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5368                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    79.482116                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    53.109334                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    97.238161                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3696     68.85%     68.85% |        1614     30.07%     98.92% |          10      0.19%     99.11% |          12      0.22%     99.33% |          12      0.22%     99.55% |           8      0.15%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |          16      0.30%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5368                      
system.ruby.L1Cache_Controller.Ack       |           3      6.00%      6.00% |           1      2.00%      8.00% |           4      8.00%     16.00% |           1      2.00%     18.00% |           5     10.00%     28.00% |           2      4.00%     32.00% |           2      4.00%     36.00% |           2      4.00%     40.00% |           1      2.00%     42.00% |           2      4.00%     46.00% |           2      4.00%     50.00% |           2      4.00%     54.00% |           3      6.00%     60.00% |           3      6.00%     66.00% |           3      6.00%     72.00% |          14     28.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           50                      
system.ruby.L1Cache_Controller.Ack_all   |           3      6.98%      6.98% |           1      2.33%      9.30% |           2      4.65%     13.95% |           1      2.33%     16.28% |           3      6.98%     23.26% |           2      4.65%     27.91% |           2      4.65%     32.56% |           2      4.65%     37.21% |           1      2.33%     39.53% |           2      4.65%     44.19% |           2      4.65%     48.84% |           2      4.65%     53.49% |           3      6.98%     60.47% |           3      6.98%     67.44% |           3      6.98%     74.42% |          11     25.58%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           43                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      3.64%      3.64% |           2      3.64%      7.27% |           3      5.45%     12.73% |           3      5.45%     18.18% |           3      5.45%     23.64% |           3      5.45%     29.09% |           2      3.64%     32.73% |           4      7.27%     40.00% |           3      5.45%     45.45% |           3      5.45%     50.91% |           3      5.45%     56.36% |           3      5.45%     61.82% |           4      7.27%     69.09% |           4      7.27%     76.36% |           4      7.27%     83.64% |           9     16.36%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           55                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3925     79.18%     79.18% |          70      1.41%     80.59% |          75      1.51%     82.11% |          69      1.39%     83.50% |          69      1.39%     84.89% |          67      1.35%     86.24% |          73      1.47%     87.71% |          66      1.33%     89.05% |          70      1.41%     90.46% |          72      1.45%     91.91% |          70      1.41%     93.32% |          82      1.65%     94.98% |          64      1.29%     96.27% |          67      1.35%     97.62% |          64      1.29%     98.91% |          54      1.09%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4957                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6439     77.69%     77.69% |         125      1.51%     79.20% |         123      1.48%     80.68% |         122      1.47%     82.15% |         120      1.45%     83.60% |         127      1.53%     85.14% |         126      1.52%     86.66% |         119      1.44%     88.09% |         126      1.52%     89.61% |         128      1.54%     91.16% |         131      1.58%     92.74% |         114      1.38%     94.11% |         122      1.47%     95.58% |         126      1.52%     97.10% |         117      1.41%     98.52% |         123      1.48%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         8288                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.E.Inv     |           3      1.38%      1.38% |          12      5.53%      6.91% |          12      5.53%     12.44% |          12      5.53%     17.97% |          17      7.83%     25.81% |          11      5.07%     30.88% |          14      6.45%     37.33% |          15      6.91%     44.24% |          12      5.53%     49.77% |          14      6.45%     56.22% |           9      4.15%     60.37% |          47     21.66%     82.03% |          12      5.53%     87.56% |           8      3.69%     91.24% |          10      4.61%     95.85% |           9      4.15%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          217                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.48%     97.48% |           6      0.18%     97.66% |           4      0.12%     97.78% |           6      0.18%     97.96% |           4      0.12%     98.08% |           6      0.18%     98.26% |           6      0.18%     98.44% |           5      0.15%     98.59% |           6      0.18%     98.77% |           6      0.18%     98.95% |           6      0.18%     99.13% |           6      0.18%     99.31% |           6      0.18%     99.49% |           7      0.21%     99.70% |           5      0.15%     99.85% |           5      0.15%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3338                      
system.ruby.L1Cache_Controller.E.LL      |          90     83.33%     83.33% |           2      1.85%     85.19% |           2      1.85%     87.04% |           2      1.85%     88.89% |           1      0.93%     89.81% |           1      0.93%     90.74% |           1      0.93%     91.67% |           1      0.93%     92.59% |           2      1.85%     94.44% |           1      0.93%     95.37% |           1      0.93%     96.30% |           1      0.93%     97.22% |           1      0.93%     98.15% |           1      0.93%     99.07% |           1      0.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          108                      
system.ruby.L1Cache_Controller.E.Load    |        7256     89.56%     89.56% |          57      0.70%     90.26% |          58      0.72%     90.98% |          61      0.75%     91.73% |          60      0.74%     92.47% |          60      0.74%     93.21% |          59      0.73%     93.94% |          47      0.58%     94.52% |          65      0.80%     95.32% |          64      0.79%     96.11% |          58      0.72%     96.83% |          37      0.46%     97.28% |          56      0.69%     97.98% |          65      0.80%     98.78% |          56      0.69%     99.47% |          43      0.53%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8102                      
system.ruby.L1Cache_Controller.E.Store   |         576     45.32%     45.32% |          49      3.86%     49.17% |          54      4.25%     53.42% |          48      3.78%     57.20% |          46      3.62%     60.82% |          48      3.78%     64.59% |          51      4.01%     68.61% |          45      3.54%     72.15% |          50      3.93%     76.08% |          50      3.93%     80.02% |          52      4.09%     84.11% |          26      2.05%     86.15% |          44      3.46%     89.61% |          50      3.93%     93.55% |          45      3.54%     97.09% |          37      2.91%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1271                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          30     47.62%     47.62% |           2      3.17%     50.79% |           1      1.59%     52.38% |           1      1.59%     53.97% |           1      1.59%     55.56% |           1      1.59%     57.14% |           2      3.17%     60.32% |           0      0.00%     60.32% |           1      1.59%     61.90% |           1      1.59%     63.49% |           3      4.76%     68.25% |           3      4.76%     73.02% |           3      4.76%     77.78% |           3      4.76%     82.54% |           3      4.76%     87.30% |           8     12.70%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           63                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.56%      1.56% |           3      4.69%      6.25% |           6      9.38%     15.62% |           5      7.81%     23.44% |           5      7.81%     31.25% |           4      6.25%     37.50% |           5      7.81%     45.31% |           5      7.81%     53.12% |           5      7.81%     60.94% |           6      9.38%     70.31% |           4      6.25%     76.56% |           2      3.12%     79.69% |           2      3.12%     82.81% |           1      1.56%     84.38% |           3      4.69%     89.06% |           7     10.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           64                      
system.ruby.L1Cache_Controller.I.Ifetch  |           3      8.33%      8.33% |           2      5.56%     13.89% |           2      5.56%     19.44% |           2      5.56%     25.00% |           2      5.56%     30.56% |           2      5.56%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           2      5.56%     52.78% |           2      5.56%     58.33% |           2      5.56%     63.89% |           2      5.56%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           0      0.00%     80.56% |           7     19.44%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           36                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          25     16.34%     16.34% |           9      5.88%     22.22% |          10      6.54%     28.76% |          10      6.54%     35.29% |          10      6.54%     41.83% |           8      5.23%     47.06% |          10      6.54%     53.59% |          10      6.54%     60.13% |          10      6.54%     66.67% |           9      5.88%     72.55% |           9      5.88%     78.43% |           8      5.23%     83.66% |           8      5.23%     88.89% |           5      3.27%     92.16% |           6      3.92%     96.08% |           6      3.92%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          153                      
system.ruby.L1Cache_Controller.I.LL      |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           4      0.45%      0.45% |          58      6.58%      7.03% |          63      7.14%     14.17% |          58      6.58%     20.75% |          57      6.46%     27.21% |          56      6.35%     33.56% |          62      7.03%     40.59% |          56      6.35%     46.94% |          59      6.69%     53.63% |          60      6.80%     60.43% |          59      6.69%     67.12% |          72      8.16%     75.28% |          56      6.35%     81.63% |          58      6.58%     88.21% |          54      6.12%     94.33% |          50      5.67%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          882                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.27%      0.27% |          51      6.80%      7.07% |          54      7.20%     14.27% |          50      6.67%     20.93% |          48      6.40%     27.33% |          54      7.20%     34.53% |          51      6.80%     41.33% |          46      6.13%     47.47% |          52      6.93%     54.40% |          53      7.07%     61.47% |          56      7.47%     68.93% |          40      5.33%     74.27% |          50      6.67%     80.93% |          54      7.20%     88.13% |          47      6.27%     94.40% |          42      5.60%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          750                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            1                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     84.38%     84.38% |           1      1.56%     85.94% |           0      0.00%     85.94% |           1      1.56%     87.50% |           0      0.00%     87.50% |           1      1.56%     89.06% |           1      1.56%     90.62% |           1      1.56%     92.19% |           1      1.56%     93.75% |           1      1.56%     95.31% |           1      1.56%     96.88% |           1      1.56%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           1      1.56%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           64                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            2                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1753     63.13%     63.13% |          70      2.52%     65.65% |          71      2.56%     68.20% |          68      2.45%     70.65% |          67      2.41%     73.06% |          72      2.59%     75.66% |          70      2.52%     78.18% |          64      2.30%     80.48% |          71      2.56%     83.04% |          72      2.59%     85.63% |          75      2.70%     88.33% |          59      2.12%     90.46% |          68      2.45%     92.91% |          72      2.59%     95.50% |          65      2.34%     97.84% |          60      2.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2777                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      3.64%      3.64% |           2      3.64%      7.27% |           3      5.45%     12.73% |           3      5.45%     18.18% |           3      5.45%     23.64% |           3      5.45%     29.09% |           2      3.64%     32.73% |           4      7.27%     40.00% |           3      5.45%     45.45% |           3      5.45%     50.91% |           3      5.45%     56.36% |           3      5.45%     61.82% |           4      7.27%     69.09% |           4      7.27%     76.36% |           4      7.27%     83.64% |           9     16.36%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           55                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3925     79.18%     79.18% |          70      1.41%     80.59% |          75      1.51%     82.11% |          69      1.39%     83.50% |          69      1.39%     84.89% |          67      1.35%     86.24% |          73      1.47%     87.71% |          66      1.33%     89.05% |          70      1.41%     90.46% |          72      1.45%     91.91% |          70      1.41%     93.32% |          82      1.65%     94.98% |          64      1.29%     96.27% |          67      1.35%     97.62% |          64      1.29%     98.91% |          54      1.09%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4957                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4631     85.14%     85.14% |          54      0.99%     86.14% |          52      0.96%     87.09% |          53      0.97%     88.07% |          53      0.97%     89.04% |          53      0.97%     90.02% |          54      0.99%     91.01% |          54      0.99%     92.00% |          54      0.99%     93.00% |          54      0.99%     93.99% |          54      0.99%     94.98% |          54      0.99%     95.97% |          53      0.97%     96.95% |          53      0.97%     97.92% |          52      0.96%     98.88% |          61      1.12%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5439                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      120289     78.19%     78.19% |        2142      1.39%     79.58% |        2533      1.65%     81.23% |        2254      1.47%     82.69% |        2141      1.39%     84.09% |        2352      1.53%     85.61% |        2279      1.48%     87.10% |        2035      1.32%     88.42% |        2372      1.54%     89.96% |        2298      1.49%     91.45% |        2403      1.56%     93.02% |        1498      0.97%     93.99% |        2200      1.43%     95.42% |        2438      1.58%     97.00% |        2117      1.38%     98.38% |        2491      1.62%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       153842                      
system.ruby.L1Cache_Controller.Inv       |        1416     40.30%     40.30% |         146      4.15%     44.45% |         152      4.33%     48.78% |         143      4.07%     52.85% |         140      3.98%     56.83% |         144      4.10%     60.93% |         146      4.15%     65.08% |         137      3.90%     68.98% |         145      4.13%     73.11% |         145      4.13%     77.23% |         147      4.18%     81.42% |         145      4.13%     85.54% |         138      3.93%     89.47% |         140      3.98%     93.45% |         121      3.44%     96.90% |         109      3.10%    100.00%
system.ruby.L1Cache_Controller.Inv::total         3514                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      5.00%      5.00% |           0      0.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          10     50.00%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           20                      
system.ruby.L1Cache_Controller.L.Load    |         317     88.06%     88.06% |           2      0.56%     88.61% |           2      0.56%     89.17% |           2      0.56%     89.72% |           2      0.56%     90.28% |           2      0.56%     90.83% |           2      0.56%     91.39% |           2      0.56%     91.94% |           2      0.56%     92.50% |           2      0.56%     93.06% |           2      0.56%     93.61% |           2      0.56%     94.17% |           2      0.56%     94.72% |           2      0.56%     95.28% |           2      0.56%     95.83% |          15      4.17%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          360                      
system.ruby.L1Cache_Controller.L.Store   |         594     84.98%     84.98% |           6      0.86%     85.84% |           6      0.86%     86.70% |           6      0.86%     87.55% |           6      0.86%     88.41% |           6      0.86%     89.27% |           6      0.86%     90.13% |           6      0.86%     90.99% |           6      0.86%     91.85% |           6      0.86%     92.70% |           6      0.86%     93.56% |           6      0.86%     94.42% |           6      0.86%     95.28% |           6      0.86%     96.14% |           6      0.86%     97.00% |          21      3.00%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          699                      
system.ruby.L1Cache_Controller.L.Unlock  |         256     78.53%     78.53% |           4      1.23%     79.75% |           4      1.23%     80.98% |           4      1.23%     82.21% |           4      1.23%     83.44% |           4      1.23%     84.66% |           4      1.23%     85.89% |           4      1.23%     87.12% |           4      1.23%     88.34% |           4      1.23%     89.57% |           4      1.23%     90.80% |           4      1.23%     92.02% |           4      1.23%     93.25% |           4      1.23%     94.48% |           4      1.23%     95.71% |          14      4.29%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |       10324     92.87%     92.87% |          53      0.48%     93.34% |          51      0.46%     93.80% |          52      0.47%     94.27% |          53      0.48%     94.75% |          53      0.48%     95.22% |          54      0.49%     95.71% |          53      0.48%     96.19% |          54      0.49%     96.67% |          55      0.49%     97.17% |          54      0.49%     97.65% |          53      0.48%     98.13% |          50      0.45%     98.58% |          51      0.46%     99.04% |          53      0.48%     99.51% |          54      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11117                      
system.ruby.L1Cache_Controller.LL        |         256     73.99%     73.99% |           5      1.45%     75.43% |           4      1.16%     76.59% |           5      1.45%     78.03% |           5      1.45%     79.48% |           5      1.45%     80.92% |           5      1.45%     82.37% |           5      1.45%     83.82% |           5      1.45%     85.26% |           5      1.45%     86.71% |           5      1.45%     88.15% |           5      1.45%     89.60% |           4      1.16%     90.75% |           4      1.16%     91.91% |           4      1.16%     93.06% |          24      6.94%    100.00%
system.ruby.L1Cache_Controller.LL::total          346                      
system.ruby.L1Cache_Controller.Load      |       20034     75.04%     75.04% |         432      1.62%     76.66% |         519      1.94%     78.60% |         455      1.70%     80.31% |         432      1.62%     81.92% |         476      1.78%     83.71% |         460      1.72%     85.43% |         408      1.53%     86.96% |         482      1.81%     88.76% |         464      1.74%     90.50% |         487      1.82%     92.33% |         290      1.09%     93.41% |         445      1.67%     95.08% |         499      1.87%     96.95% |         428      1.60%     98.55% |         387      1.45%    100.00%
system.ruby.L1Cache_Controller.Load::total        26698                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          30     57.69%     57.69% |           1      1.92%     59.62% |           0      0.00%     59.62% |           1      1.92%     61.54% |           1      1.92%     63.46% |           1      1.92%     65.38% |           1      1.92%     67.31% |           0      0.00%     67.31% |           1      1.92%     69.23% |           1      1.92%     71.15% |           2      3.85%     75.00% |           2      3.85%     78.85% |           2      3.85%     82.69% |           2      3.85%     86.54% |           2      3.85%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           52                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      2.13%      2.13% |           2      4.26%      6.38% |           4      8.51%     14.89% |           3      6.38%     21.28% |           3      6.38%     27.66% |           3      6.38%     34.04% |           4      8.51%     42.55% |           4      8.51%     51.06% |           4      8.51%     59.57% |           4      8.51%     68.09% |           3      6.38%     74.47% |           2      4.26%     78.72% |           2      4.26%     82.98% |           1      2.13%     85.11% |           2      4.26%     89.36% |           5     10.64%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           47                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.26%      0.26% |         107      7.02%      7.28% |         115      7.55%     14.83% |         104      6.82%     21.65% |          98      6.43%     28.08% |         107      7.02%     35.10% |         107      7.02%     42.13% |          97      6.36%     48.49% |         108      7.09%     55.58% |         106      6.96%     62.53% |         113      7.41%     69.95% |          73      4.79%     74.74% |         101      6.63%     81.36% |         109      7.15%     88.52% |          95      6.23%     94.75% |          80      5.25%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1524                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2433     94.01%     94.01% |          10      0.39%     94.40% |           9      0.35%     94.74% |           9      0.35%     95.09% |          12      0.46%     95.56% |          11      0.43%     95.98% |          10      0.39%     96.37% |          10      0.39%     96.75% |          10      0.39%     97.14% |          12      0.46%     97.60% |          10      0.39%     97.99% |          11      0.43%     98.42% |           8      0.31%     98.72% |          10      0.39%     99.11% |          11      0.43%     99.54% |          12      0.46%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2588                      
system.ruby.L1Cache_Controller.M.LL      |         110     83.97%     83.97% |           1      0.76%     84.73% |           1      0.76%     85.50% |           1      0.76%     86.26% |           1      0.76%     87.02% |           1      0.76%     87.79% |           1      0.76%     88.55% |           1      0.76%     89.31% |           1      0.76%     90.08% |           1      0.76%     90.84% |           1      0.76%     91.60% |           1      0.76%     92.37% |           1      0.76%     93.13% |           1      0.76%     93.89% |           1      0.76%     94.66% |           7      5.34%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          131                      
system.ruby.L1Cache_Controller.M.Load    |        8491     66.31%     66.31% |         281      2.19%     68.50% |         357      2.79%     71.29% |         296      2.31%     73.60% |         280      2.19%     75.79% |         318      2.48%     78.27% |         299      2.34%     80.61% |         259      2.02%     82.63% |         315      2.46%     85.09% |         295      2.30%     87.40% |         318      2.48%     89.88% |         150      1.17%     91.05% |         296      2.31%     93.36% |         334      2.61%     95.97% |         279      2.18%     98.15% |         237      1.85%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        12805                      
system.ruby.L1Cache_Controller.M.Store   |       13340     86.39%     86.39% |         132      0.85%     87.25% |         162      1.05%     88.30% |         144      0.93%     89.23% |         137      0.89%     90.12% |         149      0.96%     91.08% |         141      0.91%     92.00% |         131      0.85%     92.84% |         150      0.97%     93.82% |         142      0.92%     94.73% |         147      0.95%     95.69% |         106      0.69%     96.37% |         145      0.94%     97.31% |         156      1.01%     98.32% |         139      0.90%     99.22% |         120      0.78%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15441                      
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            6                      
system.ruby.L1Cache_Controller.M_I.Store |         102    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total          102                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5687     96.00%     96.00% |          16      0.27%     96.27% |          13      0.22%     96.49% |          15      0.25%     96.74% |          16      0.27%     97.01% |          16      0.27%     97.28% |          16      0.27%     97.55% |          15      0.25%     97.81% |          16      0.27%     98.08% |          18      0.30%     98.38% |          16      0.27%     98.65% |          17      0.29%     98.94% |          14      0.24%     99.17% |          16      0.27%     99.44% |          16      0.27%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5924                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4624     86.72%     86.72% |          47      0.88%     87.60% |          47      0.88%     88.48% |          47      0.88%     89.37% |          47      0.88%     90.25% |          47      0.88%     91.13% |          47      0.88%     92.01% |          47      0.88%     92.89% |          47      0.88%     93.77% |          47      0.88%     94.65% |          47      0.88%     95.54% |          47      0.88%     96.42% |          47      0.88%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |        1376     88.26%     88.26% |          15      0.96%     89.22% |          15      0.96%     90.19% |          14      0.90%     91.08% |          13      0.83%     91.92% |          13      0.83%     92.75% |          12      0.77%     93.52% |          13      0.83%     94.36% |          13      0.83%     95.19% |          13      0.83%     96.02% |          13      0.83%     96.86% |          12      0.77%     97.63% |          13      0.83%     98.46% |          12      0.77%     99.23% |          10      0.64%     99.87% |           2      0.13%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1559                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     93.21%     93.21% |          19      0.45%     93.66% |          18      0.43%     94.09% |          19      0.45%     94.54% |          19      0.45%     94.99% |          19      0.45%     95.44% |          20      0.47%     95.92% |          19      0.45%     96.37% |          20      0.47%     96.84% |          21      0.50%     97.34% |          20      0.47%     97.82% |          19      0.45%     98.27% |          17      0.40%     98.67% |          18      0.43%     99.10% |          20      0.47%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4214                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115662     77.90%     77.90% |        2093      1.41%     79.31% |        2484      1.67%     80.98% |        2205      1.49%     82.47% |        2092      1.41%     83.88% |        2303      1.55%     85.43% |        2230      1.50%     86.93% |        1986      1.34%     88.27% |        2323      1.56%     89.83% |        2249      1.51%     91.35% |        2354      1.59%     92.93% |        1449      0.98%     93.91% |        2151      1.45%     95.36% |        2389      1.61%     96.97% |        2070      1.39%     98.36% |        2434      1.64%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       148474                      
system.ruby.L1Cache_Controller.S.Inv     |          32     16.00%     16.00% |          12      6.00%     22.00% |          10      5.00%     27.00% |          13      6.50%     33.50% |          11      5.50%     39.00% |          11      5.50%     44.50% |          12      6.00%     50.50% |          12      6.00%     56.50% |          11      5.50%     62.00% |          11      5.50%     67.50% |          11      5.50%     73.00% |          12      6.00%     79.00% |          11      5.50%     84.50% |           9      4.50%     89.00% |           6      3.00%     92.00% |          16      8.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          200                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4612     91.54%     91.54% |          28      0.56%     92.10% |          28      0.56%     92.66% |          27      0.54%     93.19% |          27      0.54%     93.73% |          28      0.56%     94.28% |          28      0.56%     94.84% |          28      0.56%     95.39% |          28      0.56%     95.95% |          28      0.56%     96.51% |          29      0.58%     97.08% |          28      0.56%     97.64% |          28      0.56%     98.19% |          29      0.58%     98.77% |          31      0.62%     99.38% |          31      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5038                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.33%      8.33% |           0      0.00%      8.33% |           1      4.17%     12.50% |           0      0.00%     12.50% |           2      8.33%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           2      8.33%     54.17% |           2      8.33%     62.50% |           2      8.33%     70.83% |           2      8.33%     79.17% |           5     20.83%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           24                      
system.ruby.L1Cache_Controller.S.Load    |          32      9.73%      9.73% |          15      4.56%     14.29% |          21      6.38%     20.67% |          19      5.78%     26.44% |          14      4.26%     30.70% |          21      6.38%     37.08% |          18      5.47%     42.55% |          25      7.60%     50.15% |          21      6.38%     56.53% |          22      6.69%     63.22% |          30      9.12%     72.34% |          10      3.04%     75.38% |          18      5.47%     80.85% |          22      6.69%     87.54% |          17      5.17%     92.71% |          24      7.29%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          329                      
system.ruby.L1Cache_Controller.S.Store   |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           5     25.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      7.69%      7.69% |           0      0.00%      7.69% |           3     11.54%     19.23% |           0      0.00%     19.23% |           3     11.54%     30.77% |           1      3.85%     34.62% |           1      3.85%     38.46% |           1      3.85%     42.31% |           0      0.00%     42.31% |           1      3.85%     46.15% |           1      3.85%     50.00% |           1      3.85%     53.85% |           2      7.69%     61.54% |           2      7.69%     69.23% |           2      7.69%     76.92% |           6     23.08%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           26                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.70%      8.70% |           0      0.00%      8.70% |           1      4.35%     13.04% |           0      0.00%     13.04% |           2      8.70%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           0      0.00%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           2      8.70%     56.52% |           2      8.70%     65.22% |           2      8.70%     73.91% |           6     26.09%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            3                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           6     28.57%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           21                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           1      5.00%     75.00% |           5     25.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16366     80.57%     80.57% |         258      1.27%     81.84% |         295      1.45%     83.29% |         267      1.31%     84.61% |         257      1.27%     85.87% |         277      1.36%     87.23% |         269      1.32%     88.56% |         248      1.22%     89.78% |         278      1.37%     91.15% |         271      1.33%     92.48% |         281      1.38%     93.87% |         198      0.97%     94.84% |         264      1.30%     96.14% |         285      1.40%     97.54% |         256      1.26%     98.80% |         243      1.20%    100.00%
system.ruby.L1Cache_Controller.Store::total        20313                      
system.ruby.L1Cache_Controller.Unlock    |         256     78.53%     78.53% |           4      1.23%     79.75% |           4      1.23%     80.98% |           4      1.23%     82.21% |           4      1.23%     83.44% |           4      1.23%     84.66% |           4      1.23%     85.89% |           4      1.23%     87.12% |           4      1.23%     88.34% |           4      1.23%     89.57% |           4      1.23%     90.80% |           4      1.23%     92.02% |           4      1.23%     93.25% |           4      1.23%     94.48% |           4      1.23%     95.71% |          14      4.29%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5687     95.97%     95.97% |          16      0.27%     96.24% |          13      0.22%     96.46% |          15      0.25%     96.71% |          16      0.27%     96.98% |          17      0.29%     97.27% |          16      0.27%     97.54% |          15      0.25%     97.79% |          16      0.27%     98.06% |          18      0.30%     98.36% |          16      0.27%     98.63% |          17      0.29%     98.92% |          14      0.24%     99.16% |          17      0.29%     99.44% |          16      0.27%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5926                      
system.ruby.L2Cache_Controller.Ack       |           1      0.71%      0.71% |           4      2.86%      3.57% |          14     10.00%     13.57% |           0      0.00%     13.57% |           0      0.00%     13.57% |           5      3.57%     17.14% |          11      7.86%     25.00% |           0      0.00%     25.00% |           6      4.29%     29.29% |           0      0.00%     29.29% |          31     22.14%     51.43% |          28     20.00%     71.43% |          22     15.71%     87.14% |          13      9.29%     96.43% |           1      0.71%     97.14% |           4      2.86%    100.00%
system.ruby.L2Cache_Controller.Ack::total          140                      
system.ruby.L2Cache_Controller.Ack_all   |         143      7.97%      7.97% |         135      7.52%     15.49% |          59      3.29%     18.77% |          59      3.29%     22.06% |          67      3.73%     25.79% |         148      8.25%     34.04% |         141      7.86%     41.89% |          79      4.40%     46.30% |          72      4.01%     50.31% |          75      4.18%     54.48% |         111      6.18%     60.67% |         135      7.52%     68.19% |         219     12.20%     80.39% |         137      7.63%     88.02% |         131      7.30%     95.32% |          84      4.68%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1795                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         340      4.34%      4.34% |         587      7.49%     11.82% |         308      3.93%     15.75% |         395      5.04%     20.79% |         741      9.45%     30.24% |         332      4.23%     34.47% |         248      3.16%     37.64% |         278      3.55%     41.18% |         205      2.61%     43.80% |         223      2.84%     46.64% |         308      3.93%     50.57% |        1052     13.42%     63.98% |        1804     23.01%     86.99% |         365      4.66%     91.65% |         370      4.72%     96.37% |         285      3.63%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7841                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13     54.17%     54.17% |          11     45.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total           24                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          83      4.92%      4.92% |          84      4.98%      9.90% |          64      3.79%     13.69% |          34      2.02%     15.71% |          34      2.02%     17.72% |          40      2.37%     20.09% |          42      2.49%     22.58% |          34      2.02%     24.60% |          33      1.96%     26.56% |          33      1.96%     28.51% |          80      4.74%     33.25% |         739     43.81%     77.06% |         129      7.65%     84.71% |          85      5.04%     89.75% |          96      5.69%     95.44% |          77      4.56%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1687                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      5.88%      5.88% |           4     23.53%     29.41% |           1      5.88%     35.29% |           2     11.76%     47.06% |           5     29.41%     76.47% |           2     11.76%     88.24% |           0      0.00%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           17                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            4                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         146      8.74%      8.74% |         134      8.02%     16.77% |          62      3.71%     20.48% |          64      3.83%     24.31% |          74      4.43%     28.74% |         155      9.28%     38.02% |         150      8.98%     47.01% |          87      5.21%     52.22% |          80      4.79%     57.01% |          84      5.03%     62.04% |         105      6.29%     68.32% |          83      4.97%     73.29% |         111      6.65%     79.94% |         131      7.84%     87.78% |         121      7.25%     95.03% |          83      4.97%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1670                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           4     57.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     21.05%     21.05% |          15     78.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           19                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         102      6.09%      6.09% |          86      5.13%     11.22% |          48      2.87%     14.09% |          40      2.39%     16.48% |          38      2.27%     18.75% |          51      3.04%     21.79% |          31      1.85%     23.64% |          35      2.09%     25.73% |          31      1.85%     27.58% |          31      1.85%     29.43% |          65      3.88%     33.31% |          97      5.79%     39.10% |         835     49.85%     88.96% |          67      4.00%     92.96% |          81      4.84%     97.79% |          37      2.21%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1675                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           4      3.08%      3.08% |          14     10.77%     13.85% |           0      0.00%     13.85% |           0      0.00%     13.85% |           4      3.08%     16.92% |           9      6.92%     23.85% |           0      0.00%     23.85% |           4      3.08%     26.92% |           0      0.00%     26.92% |          29     22.31%     49.23% |          28     21.54%     70.77% |          22     16.92%     87.69% |          12      9.23%     96.92% |           0      0.00%     96.92% |           4      3.08%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          130                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         141      8.98%      8.98% |         126      8.02%     17.00% |          58      3.69%     20.69% |          59      3.76%     24.44% |          67      4.26%     28.71% |         147      9.36%     38.06% |         140      8.91%     46.98% |          79      5.03%     52.01% |          71      4.52%     56.52% |          74      4.71%     61.23% |          99      6.30%     67.54% |          81      5.16%     72.69% |         108      6.87%     79.57% |         126      8.02%     87.59% |         116      7.38%     94.97% |          79      5.03%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1571                      
system.ruby.L2Cache_Controller.I_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.L1_GETS   |         206      3.92%      3.92% |         434      8.25%     12.17% |         191      3.63%     15.80% |         312      5.93%     21.73% |         648     12.32%     34.06% |         240      4.56%     38.62% |         173      3.29%     41.91% |         165      3.14%     45.05% |         124      2.36%     47.40% |         162      3.08%     50.48% |         225      4.28%     54.76% |         316      6.01%     60.77% |        1515     28.81%     89.58% |         224      4.26%     93.84% |         146      2.78%     96.62% |         178      3.38%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         5259                      
system.ruby.L2Cache_Controller.L1_GETX   |         140      4.63%      4.63% |         169      5.58%     10.21% |         119      3.93%     14.14% |          85      2.81%     16.95% |          93      3.07%     20.03% |          93      3.07%     23.10% |          93      3.07%     26.17% |         113      3.73%     29.91% |          83      2.74%     32.65% |          61      2.02%     34.67% |         101      3.34%     38.00% |         917     30.30%     68.31% |         405     13.38%     81.69% |         142      4.69%     86.38% |         225      7.44%     93.82% |         187      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         3026                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.74%      6.74% |         427      7.95%     14.70% |         247      4.60%     19.30% |         221      4.12%     23.41% |         434      8.08%     31.50% |         292      5.44%     36.93% |         297      5.53%     42.47% |         310      5.77%     48.24% |         267      4.97%     53.21% |         275      5.12%     58.33% |         338      6.30%     64.63% |         283      5.27%     69.90% |         481      8.96%     78.86% |         636     11.85%     90.71% |         277      5.16%     95.87% |         222      4.13%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5369                      
system.ruby.L2Cache_Controller.L1_PUTX   |         294      4.96%      4.96% |         554      9.35%     14.31% |         256      4.32%     18.64% |         391      6.60%     25.24% |         729     12.31%     37.54% |         322      5.44%     42.98% |         239      4.03%     47.01% |         266      4.49%     51.50% |         201      3.39%     54.90% |         218      3.68%     58.58% |         279      4.71%     63.28% |         302      5.10%     68.38% |         968     16.34%     84.72% |         326      5.50%     90.23% |         342      5.77%     96.00% |         237      4.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5924                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            4                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           3      6.67%      6.67% |           0      0.00%      6.67% |          15     33.33%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1      2.22%     42.22% |           0      0.00%     42.22% |           0      0.00%     42.22% |           0      0.00%     42.22% |          26     57.78%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           45                      
system.ruby.L2Cache_Controller.L2_Replacement |          90      9.36%      9.36% |          81      8.42%     17.78% |          67      6.96%     24.74% |          36      3.74%     28.48% |          32      3.33%     31.81% |          40      4.16%     35.97% |          40      4.16%     40.12% |          34      3.53%     43.66% |          33      3.43%     47.09% |          37      3.85%     50.94% |          77      8.00%     58.94% |          59      6.13%     65.07% |          78      8.11%     73.18% |          83      8.63%     81.81% |          97     10.08%     91.89% |          78      8.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          962                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         225      5.67%      5.67% |         207      5.22%     10.89% |          91      2.29%     13.18% |          86      2.17%     15.35% |          98      2.47%     17.82% |         190      4.79%     22.61% |         167      4.21%     26.81% |         106      2.67%     29.49% |          95      2.39%     31.88% |          95      2.39%     34.27% |         157      3.96%     38.23% |         903     22.76%     60.99% |        1076     27.12%     88.10% |         184      4.64%     92.74% |         185      4.66%     97.40% |         103      2.60%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3968                      
system.ruby.L2Cache_Controller.M.L1_GETS |          98      2.99%      2.99% |         332     10.12%     13.10% |         126      3.84%     16.94% |         270      8.23%     25.17% |         610     18.59%     43.75% |         188      5.73%     49.48% |         124      3.78%     53.26% |         130      3.96%     57.22% |          91      2.77%     59.99% |         131      3.99%     63.99% |         142      4.33%     68.31% |         165      5.03%     73.34% |         574     17.49%     90.83% |         156      4.75%     95.58% |          64      1.95%     97.53% |          81      2.47%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3282                      
system.ruby.L2Cache_Controller.M.L1_GETX |          38      3.45%      3.45% |          78      7.09%     10.55% |          55      5.00%     15.55% |          48      4.36%     19.91% |          53      4.82%     24.73% |          53      4.82%     29.55% |          49      4.45%     34.00% |          72      6.55%     40.55% |          49      4.45%     45.00% |          28      2.55%     47.55% |          21      1.91%     49.45% |          50      4.55%     54.00% |         266     24.18%     78.18% |          57      5.18%     83.36% |         128     11.64%     95.00% |          55      5.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1100                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.08%     10.08% |          73      8.27%     18.35% |          53      6.00%     24.35% |          36      4.08%     28.43% |          32      3.62%     32.05% |          39      4.42%     36.47% |          39      4.42%     40.88% |          34      3.85%     44.73% |          32      3.62%     48.36% |          35      3.96%     52.32% |          75      8.49%     60.82% |          58      6.57%     67.38% |          62      7.02%     74.41% |          66      7.47%     81.88% |          87      9.85%     91.73% |          73      8.27%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          883                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          61     10.59%     10.59% |          67     11.63%     22.22% |          18      3.12%     25.35% |          27      4.69%     30.03% |          30      5.21%     35.24% |          40      6.94%     42.19% |          23      3.99%     46.18% |          26      4.51%     50.69% |          24      4.17%     54.86% |          21      3.65%     58.51% |          33      5.73%     64.24% |          25      4.34%     68.58% |          62     10.76%     79.34% |          43      7.47%     86.81% |          55      9.55%     96.35% |          21      3.65%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          576                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.49%      0.49% |           1      0.49%      0.99% |           1      0.49%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |           0      0.00%      1.48% |          11      5.42%      6.90% |          54     26.60%     33.50% |         111     54.68%     88.18% |           9      4.43%     92.61% |          14      6.90%     99.51% |           1      0.49%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          203                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     33.33%     33.33% |          18     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           27                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          22      1.50%      1.50% |          13      0.89%      2.39% |          14      0.96%      3.35% |           0      0.00%      3.35% |           1      0.07%      3.42% |           3      0.20%      3.62% |           4      0.27%      3.89% |           1      0.07%      3.96% |           0      0.00%      3.96% |           0      0.00%      3.96% |          14      0.96%      4.92% |         684     46.72%     51.64% |         700     47.81%     99.45% |           6      0.41%     99.86% |           0      0.00%     99.86% |           2      0.14%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total         1464                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           5      9.09%      9.09% |           0      0.00%      9.09% |          16     29.09%     38.18% |           1      1.82%     40.00% |           0      0.00%     40.00% |           1      1.82%     41.82% |           1      1.82%     43.64% |           0      0.00%     43.64% |           1      1.82%     45.45% |           0      0.00%     45.45% |           1      1.82%     47.27% |           3      5.45%     52.73% |           0      0.00%     52.73% |           1      1.82%     54.55% |           1      1.82%     56.36% |          24     43.64%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           55                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          16     29.63%     29.63% |           7     12.96%     42.59% |           0      0.00%     42.59% |           3      5.56%     48.15% |           6     11.11%     59.26% |           0      0.00%     59.26% |           2      3.70%     62.96% |           7     12.96%     75.93% |           1      1.85%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1      1.85%     79.63% |          11     20.37%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           54                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         294      4.96%      4.96% |         554      9.35%     14.31% |         256      4.32%     18.64% |         391      6.60%     25.24% |         729     12.31%     37.54% |         322      5.44%     42.98% |         239      4.03%     47.01% |         266      4.49%     51.50% |         201      3.39%     54.90% |         218      3.68%     58.58% |         279      4.71%     63.28% |         302      5.10%     68.38% |         968     16.34%     84.72% |         326      5.50%     90.23% |         342      5.77%     96.00% |         237      4.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5924                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           0      0.00%      0.00% |           8     11.11%     11.11% |          14     19.44%     30.56% |           0      0.00%     30.56% |           0      0.00%     30.56% |           0      0.00%     30.56% |           0      0.00%     30.56% |           0      0.00%     30.56% |           0      0.00%     30.56% |           2      2.78%     33.33% |           1      1.39%     34.72% |           1      1.39%     36.11% |          16     22.22%     58.33% |          16     22.22%     80.56% |           9     12.50%     93.06% |           5      6.94%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           72                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          23      1.37%      1.37% |          14      0.84%      2.21% |          15      0.90%      3.11% |           0      0.00%      3.11% |           1      0.06%      3.17% |           3      0.18%      3.35% |           4      0.24%      3.58% |           1      0.06%      3.64% |           0      0.00%      3.64% |           0      0.00%      3.64% |          25      1.49%      5.14% |         740     44.21%     49.34% |         816     48.75%     98.09% |          15      0.90%     98.98% |          14      0.84%     99.82% |           3      0.18%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1674                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           8     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      7.14%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           1      7.14%     71.43% |           0      0.00%     71.43% |           4     28.57%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           14                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.14%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           1      1.72%     25.86% |           1      1.72%     27.59% |           1      1.72%     29.31% |          16     27.59%     56.90% |          15     25.86%     82.76% |           9     15.52%     98.28% |           1      1.72%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           5      9.80%      9.80% |           0      0.00%      9.80% |          16     31.37%     41.18% |           1      1.96%     43.14% |           0      0.00%     43.14% |           0      0.00%     43.14% |           1      1.96%     45.10% |           0      0.00%     45.10% |           1      1.96%     47.06% |           0      0.00%     47.06% |           1      1.96%     49.02% |           1      1.96%     50.98% |           0      0.00%     50.98% |           0      0.00%     50.98% |           1      1.96%     52.94% |          24     47.06%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           51                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         337      4.32%      4.32% |         587      7.53%     11.85% |         293      3.76%     15.61% |         395      5.07%     20.67% |         741      9.50%     30.17% |         332      4.26%     34.43% |         248      3.18%     37.61% |         278      3.57%     41.18% |         205      2.63%     43.81% |         223      2.86%     46.67% |         308      3.95%     50.62% |        1051     13.48%     64.09% |        1804     23.13%     87.23% |         365      4.68%     91.91% |         370      4.74%     96.65% |         261      3.35%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7798                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |          17     94.44%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           18                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          28     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           30                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          36     36.00%     36.00% |          64     64.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          100                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           5      9.26%      9.26% |           0      0.00%      9.26% |          16     29.63%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           1      1.85%     44.44% |           0      0.00%     44.44% |           1      1.85%     46.30% |           0      0.00%     46.30% |           1      1.85%     48.15% |           2      3.70%     51.85% |           0      0.00%     51.85% |           1      1.85%     53.70% |           1      1.85%     55.56% |          24     44.44%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           54                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21     19.81%     19.81% |          85     80.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          106                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         118     95.93%     95.93% |           5      4.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total          123                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         315      6.60%      6.60% |         288      6.03%     12.63% |         158      3.31%     15.94% |         122      2.56%     18.50% |         130      2.72%     21.22% |         230      4.82%     26.04% |         207      4.34%     30.38% |         140      2.93%     33.31% |         128      2.68%     35.99% |         132      2.77%     38.76% |         234      4.90%     43.66% |         902     18.90%     62.56% |        1057     22.15%     84.71% |         267      5.59%     90.30% |         282      5.91%     96.21% |         181      3.79%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4773                      
system.ruby.L2Cache_Controller.Mem_Ack   |         315      6.60%      6.60% |         288      6.03%     12.63% |         158      3.31%     15.94% |         122      2.56%     18.50% |         130      2.72%     21.22% |         230      4.82%     26.04% |         207      4.34%     30.38% |         140      2.93%     33.31% |         128      2.68%     35.99% |         132      2.77%     38.76% |         234      4.90%     43.66% |         902     18.90%     62.56% |        1057     22.15%     84.71% |         267      5.59%     90.30% |         282      5.91%     96.21% |         181      3.79%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4773                      
system.ruby.L2Cache_Controller.Mem_Data  |         331      6.58%      6.58% |         304      6.04%     12.62% |         174      3.46%     16.08% |         138      2.74%     18.82% |         146      2.90%     21.72% |         246      4.89%     26.61% |         223      4.43%     31.04% |         156      3.10%     34.14% |         144      2.86%     37.00% |         148      2.94%     39.94% |         250      4.97%     44.91% |         919     18.26%     63.18% |        1075     21.36%     84.54% |         283      5.62%     90.16% |         298      5.92%     96.09% |         197      3.91%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         5032                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         102      6.05%      6.05% |          87      5.16%     11.22% |          48      2.85%     14.07% |          40      2.37%     16.44% |          38      2.26%     18.69% |          51      3.03%     21.72% |          32      1.90%     23.62% |          35      2.08%     25.70% |          31      1.84%     27.54% |          31      1.84%     29.38% |          66      3.92%     33.29% |         101      5.99%     39.29% |         838     49.73%     89.02% |          67      3.98%     93.00% |          81      4.81%     97.80% |          37      2.20%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1685                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          83      4.91%      4.91% |          84      4.97%      9.88% |          64      3.79%     13.67% |          34      2.01%     15.68% |          34      2.01%     17.69% |          40      2.37%     20.06% |          42      2.49%     22.54% |          34      2.01%     24.56% |          33      1.95%     26.51% |          33      1.95%     28.46% |          80      4.73%     33.20% |         741     43.85%     77.04% |         130      7.69%     84.73% |          85      5.03%     89.76% |          96      5.68%     95.44% |          77      4.56%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1690                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      8.78%      8.78% |         133      8.00%     16.78% |          62      3.73%     20.51% |          64      3.85%     24.35% |          74      4.45%     28.80% |         155      9.32%     38.12% |         149      8.96%     47.08% |          87      5.23%     52.32% |          80      4.81%     57.13% |          84      5.05%     62.18% |         104      6.25%     68.43% |          79      4.75%     73.18% |         111      6.67%     79.86% |         131      7.88%     87.73% |         121      7.28%     95.01% |          83      4.99%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1663                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.59%      1.59% |          14     22.22%     23.81% |           1      1.59%     25.40% |           1      1.59%     26.98% |           0      0.00%     26.98% |           0      0.00%     26.98% |          13     20.63%     47.62% |           0      0.00%     47.62% |           1      1.59%     49.21% |           0      0.00%     49.21% |          15     23.81%     73.02% |          10     15.87%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           7     11.11%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           63                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         216      5.86%      5.86% |         293      7.94%     13.80% |         181      4.91%     18.71% |         156      4.23%     22.94% |         358      9.71%     32.65% |         132      3.58%     36.23% |         146      3.96%     40.18% |         223      6.05%     46.23% |         187      5.07%     51.30% |         190      5.15%     56.45% |         233      6.32%     62.77% |         203      5.50%     68.28% |         370     10.03%     78.31% |         505     13.69%     92.00% |         156      4.23%     96.23% |         139      3.77%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3688                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3      7.50%      7.50% |           0      0.00%      7.50% |          15     37.50%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      2.50%     47.50% |           0      0.00%     47.50% |           0      0.00%     47.50% |           0      0.00%     47.50% |          21     52.50%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           40                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         141      8.98%      8.98% |         126      8.02%     17.00% |          58      3.69%     20.69% |          59      3.76%     24.44% |          67      4.26%     28.71% |         147      9.36%     38.06% |         140      8.91%     46.98% |          79      5.03%     52.01% |          71      4.52%     56.52% |          74      4.71%     61.23% |          99      6.30%     67.54% |          81      5.16%     72.69% |         108      6.87%     79.57% |         126      8.02%     87.59% |         116      7.38%     94.97% |          79      5.03%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1571                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           3      6.98%      6.98% |           0      0.00%      6.98% |          15     34.88%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           0      0.00%     41.86% |           1      2.33%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |           0      0.00%     44.19% |          24     55.81%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           43                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           7     87.50%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            4                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           2     20.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           2     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           10                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           5      9.09%      9.09% |           0      0.00%      9.09% |          16     29.09%     38.18% |           1      1.82%     40.00% |           0      0.00%     40.00% |           1      1.82%     41.82% |           1      1.82%     43.64% |           0      0.00%     43.64% |           1      1.82%     45.45% |           0      0.00%     45.45% |           1      1.82%     47.27% |           3      5.45%     52.73% |           0      0.00%     52.73% |           1      1.82%     54.55% |           1      1.82%     56.36% |          24     43.64%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           55                      
system.ruby.L2Cache_Controller.WB_Data   |          27      1.72%      1.72% |          13      0.83%      2.54% |          44      2.80%      5.34% |           1      0.06%      5.40% |           1      0.06%      5.46% |           3      0.19%      5.65% |           5      0.32%      5.97% |           1      0.06%      6.04% |           1      0.06%      6.10% |           1      0.06%      6.16% |          16      1.02%      7.18% |         687     43.65%     50.83% |         716     45.49%     96.32% |          21      1.33%     97.65% |          10      0.64%     98.28% |          27      1.72%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1574                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            4                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        21596                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        21596                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        26687                      
system.ruby.LD.latency_hist_seqr::mean      14.082737                      
system.ruby.LD.latency_hist_seqr::gmean      2.109157                      
system.ruby.LD.latency_hist_seqr::stdev     44.017637                      
system.ruby.LD.latency_hist_seqr         |       25789     96.64%     96.64% |         853      3.20%     99.83% |          11      0.04%     99.87% |          16      0.06%     99.93% |           5      0.02%     99.95% |           5      0.02%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           8      0.03%    100.00%
system.ruby.LD.latency_hist_seqr::total         26687                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         5091                      
system.ruby.LD.miss_latency_hist_seqr::mean    69.579650                      
system.ruby.LD.miss_latency_hist_seqr::gmean    50.000920                      
system.ruby.LD.miss_latency_hist_seqr::stdev    79.696608                      
system.ruby.LD.miss_latency_hist_seqr    |        4193     82.36%     82.36% |         853     16.76%     99.12% |          11      0.22%     99.33% |          16      0.31%     99.65% |           5      0.10%     99.74% |           5      0.10%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           8      0.16%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         5091                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          346                      
system.ruby.Load_Linked.latency_hist_seqr::mean    26.965318                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.744688                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    95.459978                      
system.ruby.Load_Linked.latency_hist_seqr |         328     94.80%     94.80% |           9      2.60%     97.40% |           3      0.87%     98.27% |           2      0.58%     98.84% |           1      0.29%     99.13% |           2      0.58%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          346                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           87                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   104.264368                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    55.448766                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   168.764144                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     79.31%     79.31% |           9     10.34%     89.66% |           3      3.45%     93.10% |           2      2.30%     95.40% |           1      1.15%     96.55% |           2      2.30%     98.85% |           1      1.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           87                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        17081                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       17081    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        17081                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        19876                      
system.ruby.ST.latency_hist_seqr::mean      14.841165                      
system.ruby.ST.latency_hist_seqr::gmean      1.835760                      
system.ruby.ST.latency_hist_seqr::stdev     46.706455                      
system.ruby.ST.latency_hist_seqr         |       18934     95.26%     95.26% |         903      4.54%     99.80% |          14      0.07%     99.87% |           4      0.02%     99.89% |          10      0.05%     99.94% |           8      0.04%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         19876                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2795                      
system.ruby.ST.miss_latency_hist_seqr::mean    99.428265                      
system.ruby.ST.miss_latency_hist_seqr::gmean    75.173621                      
system.ruby.ST.miss_latency_hist_seqr::stdev    84.789242                      
system.ruby.ST.miss_latency_hist_seqr    |        1853     66.30%     66.30% |         903     32.31%     98.60% |          14      0.50%     99.11% |           4      0.14%     99.25% |          10      0.36%     99.61% |           8      0.29%     99.89% |           0      0.00%     99.89% |           0      0.00%     99.89% |           0      0.00%     99.89% |           3      0.11%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2795                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          332                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            4                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.037859                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    40.206040                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.40%     99.40% |           0      0.00%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          332                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            2                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          499                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   477.468324                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev   205.060967                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            2                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  63434                       # delay histogram for all message
system.ruby.delayHist::mean                 12.586373                       # delay histogram for all message
system.ruby.delayHist::gmean                11.410298                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.975791                       # delay histogram for all message
system.ruby.delayHist                    |        9894     15.60%     15.60% |       40444     63.76%     79.35% |        9476     14.94%     94.29% |        2377      3.75%     98.04% |        1118      1.76%     99.80% |          65      0.10%     99.91% |          32      0.05%     99.96% |          16      0.03%     99.98% |           8      0.01%     99.99% |           4      0.01%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    63434                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         27171                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        11.804829                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.437520                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.727861                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        6197     22.81%     22.81% |       17271     63.56%     86.37% |        1050      3.86%     90.24% |        1700      6.26%     96.49% |         951      3.50%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           27171                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         32640                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.420466                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.464483                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        5.265655                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        3030      9.28%      9.28% |       20686     63.38%     72.66% |        8038     24.63%     97.29% |         618      1.89%     99.18% |         150      0.46%     99.64% |          59      0.18%     99.82% |          32      0.10%     99.92% |          15      0.05%     99.96% |           8      0.02%     99.99% |           4      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           32640                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3623                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.933205                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.041141                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        4.734236                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         667     18.41%     18.41% |        2487     68.64%     87.05% |         388     10.71%     97.76% |          59      1.63%     99.39% |          17      0.47%     99.86% |           5      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3623                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001209                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5700.762691                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002367                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.599022                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002022                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.430647                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001155                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6466.396725                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.001258                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7580.585667                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.110874                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002065                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.108121                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.001191                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  7761.521018                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.001058                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7437.475792                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.938523                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001763                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.937605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000996                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  7743.972486                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.001096                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5678.500126                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002140                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.873375                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001875                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.859153                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.001041                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  6065.284257                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       187740                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      187740    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       187740                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36548                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30806                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5742                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120289                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115662                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4627                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.144224                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   504.874137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls          108                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.034584                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1260.308909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001328                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5732.616159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002738                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   966.158608                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014735                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7740.650407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.030067                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62700.425939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005264                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.752715                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          695                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          546                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          149                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         2142                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         2093                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.002603                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   122.897616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   246.424686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  2090.955145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   239.531435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1782.125092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15396.165010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   122.864125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          773                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          616                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          157                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         2403                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         2354                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.002914                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    50.752225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   101.970577                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   496.702719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    94.620375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   823.788313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  6263.030990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    50.719193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          493                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          340                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          153                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1498                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1449                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001827                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    42.583091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    85.868125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   471.947584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    79.406131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   785.332002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  5162.826740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    42.547765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          713                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          569                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          144                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         2200                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         2151                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    34.664454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    69.840454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   388.375211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    63.063276                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   727.282800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  4142.311691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    34.625458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          788                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          637                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          151                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         2438                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         2389                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.002960                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    26.488439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    53.712310                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   261.609115                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    47.373271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   496.788513                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  3134.422418                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    26.451277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          688                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          546                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          142                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         2117                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         2070                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.002574                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    18.806076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000391                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    38.176458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   192.882597                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    31.694737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   333.476488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2166.230934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    18.770749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          654                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          514                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          140                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         2491                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         2434                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002886                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time    11.012228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000408                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    22.666757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   123.028839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    17.302637                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   197.141044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001644                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1182.125099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time    10.973232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          818                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          663                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          155                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         2533                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         2484                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.003075                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   115.304258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000410                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   231.124191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1609.518071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   220.290431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1471.064412                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14498.325524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   115.272602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          727                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          580                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          147                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         2254                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         2205                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.002735                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   106.701113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000401                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   214.043149                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1596.527119                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   207.267806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000194                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1576.650675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13396.065916                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   106.663951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          694                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          548                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          146                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         2141                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         2092                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002601                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    98.669615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000402                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   198.006762                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1191.785193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   188.645703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1780.308296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12352.707021                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    98.634288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          758                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          607                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          151                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         2352                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         2303                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002854                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    91.133605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   182.937954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1158.753085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   176.341077                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1479.540477                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11411.822447                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    91.100113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          734                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          579                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          155                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         2279                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         2230                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    83.582913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   167.851252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1229.872634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   160.520319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1221.816820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10429.360900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    83.551257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          661                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          518                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          143                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         2035                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1986                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.002474                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    75.577566                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   151.649702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   812.274648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   142.151926                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1238.543227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9413.778712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    75.542239                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          765                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          613                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          152                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         2372                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         2323                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    67.692879                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   135.959698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   622.959104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   127.125325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1323.340539                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8415.813886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    67.657552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          740                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          584                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          156                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         2298                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         2249                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.002788                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    58.535062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   117.724352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   505.165943                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   107.482884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1040.404330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7255.240811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    58.501571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000607                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.252640                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   481.153093                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5994.022021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          708                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          356                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          352                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   668.687158                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000750                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  6989.221301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3185.388325                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000558                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.972933                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   473.726733                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001453                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  6650.637623                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses         1030                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          717                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          313                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002632                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   676.766371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000683                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  6983.861759                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4036.038514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000459                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.289800                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   478.050786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9623.451823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          664                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          253                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001669                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   655.201618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8066.625289                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6855.085268                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001707                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.848142                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000808                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   461.991918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.007212                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11313.481674                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          217                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1357                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          429                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          928                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           21                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.003594                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   691.901243                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.002452                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8110.567754                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000968                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7925.176212                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001999                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.454352                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000910                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   478.777502                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.009724                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8174.164594                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          203                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         2289                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1210                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses         1079                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   746.878883                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.002835                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9700.568155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001655                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6001.936069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000519                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.652088                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   466.915604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001219                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9307.875780                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1002                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          718                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          284                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002366                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   737.169146                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9874.287737                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6875.009861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.497936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   476.672135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000908                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11196.864839                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          348                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          300                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001743                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   679.662223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7021.529883                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7829.455679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.990520                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   463.825225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008136                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11329.429983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           75                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          538                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          306                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          232                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           18                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001280                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   659.196263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000452                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7198.445362                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8549.537823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.987154                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   464.099120                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000818                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7778.163916                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          572                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          378                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          194                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001365                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   715.953989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  9986.353425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5071.308106                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.826579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   479.557896                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000926                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  9445.754577                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001581                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   665.685783                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10241.050927                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5975.205398                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.123415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   459.076336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001747                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  5528.739703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1021                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          154                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002916                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   778.337344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8133.551993                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000680                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4019.530499                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000451                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.805323                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   458.129403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000869                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  7491.568897                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          625                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          373                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          252                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001628                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   708.770326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000581                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8072.155024                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5033.740001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.123720                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   476.114711                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7895.028966                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          332                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          231                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001413                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   708.277133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9062.140657                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5963.184300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.465056                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   476.017907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000784                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9430.841758                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          425                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001424                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   699.874476                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8790.463055                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6770.905934                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   998.967733                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   475.918351                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000619                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7187.566195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          474                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          328                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001153                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   695.641262                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9015.923987                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4935.524126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000272                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.291331                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   479.144989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000657                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8626.816098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          349                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001219                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   697.286927                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8927.263234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5878.650327                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         201083                      
system.ruby.latency_hist_seqr::mean          6.249166                      
system.ruby.latency_hist_seqr::gmean         1.305951                      
system.ruby.latency_hist_seqr::stdev        30.382909                      
system.ruby.latency_hist_seqr            |      197551     98.24%     98.24% |        3379      1.68%     99.92% |          39      0.02%     99.94% |          34      0.02%     99.96% |          28      0.01%     99.97% |          24      0.01%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          27      0.01%    100.00%
system.ruby.latency_hist_seqr::total           201083                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        13343                      
system.ruby.miss_latency_hist_seqr::mean    80.106498                      
system.ruby.miss_latency_hist_seqr::gmean    55.853502                      
system.ruby.miss_latency_hist_seqr::stdev    89.831245                      
system.ruby.miss_latency_hist_seqr       |        9811     73.53%     73.53% |        3379     25.32%     98.85% |          39      0.29%     99.15% |          34      0.25%     99.40% |          28      0.21%     99.61% |          24      0.18%     99.79% |           1      0.01%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |          27      0.20%    100.00%
system.ruby.miss_latency_hist_seqr::total        13343                      
system.ruby.network.average_flit_latency    13.135211                      
system.ruby.network.average_flit_network_latency    11.516149                      
system.ruby.network.average_flit_queueing_latency     1.619062                      
system.ruby.network.average_flit_vnet_latency |   12.593728                       |   11.440080                       |    9.110764                      
system.ruby.network.average_flit_vqueue_latency |    2.168965                       |    1.522648                       |    1.025347                      
system.ruby.network.average_hops             2.827305                      
system.ruby.network.average_packet_latency    13.071852                      
system.ruby.network.average_packet_network_latency    11.427629                      
system.ruby.network.average_packet_queueing_latency     1.644222                      
system.ruby.network.average_packet_vnet_latency |   10.969686                       |   12.438529                       |    9.110764                      
system.ruby.network.average_packet_vqueue_latency |    2.240910                       |    1.447055                       |    1.025347                      
system.ruby.network.avg_link_utilization     0.766096                      
system.ruby.network.avg_vc_load          |    0.110263     14.39%     14.39% |    0.019812      2.59%     16.98% |    0.004061      0.53%     17.51% |    0.003919      0.51%     18.02% |    0.003954      0.52%     18.54% |    0.003941      0.51%     19.05% |    0.004083      0.53%     19.58% |    0.003987      0.52%     20.10% |    0.402999     52.60%     72.71% |    0.063780      8.33%     81.03% |    0.020698      2.70%     83.74% |    0.016219      2.12%     85.85% |    0.014933      1.95%     87.80% |    0.014498      1.89%     89.69% |    0.014664      1.91%     91.61% |    0.014336      1.87%     93.48% |    0.039819      5.20%     98.68% |    0.002150      0.28%     98.96% |    0.001396      0.18%     99.14% |    0.001332      0.17%     99.31% |    0.001319      0.17%     99.49% |    0.001316      0.17%     99.66% |    0.001312      0.17%     99.83% |    0.001305      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.766096                      
system.ruby.network.ext_in_link_utilization       172964                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       172952                      
system.ruby.network.flit_network_latency |      436549                       |     1450236                       |      104956                      
system.ruby.network.flit_queueing_latency |       75185                       |      193023                       |       11812                      
system.ruby.network.flits_injected       |       34667     20.04%     20.04% |      126783     73.30%     93.34% |       11522      6.66%    100.00%
system.ruby.network.flits_injected::total       172972                      
system.ruby.network.flits_received       |       34664     20.04%     20.04% |      126768     73.30%     93.34% |       11520      6.66%    100.00%
system.ruby.network.flits_received::total       172952                      
system.ruby.network.int_link_utilization       489001                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      266695                       |      465400                       |      104956                      
system.ruby.network.packet_queueing_latency |       54481                       |       54143                       |       11812                      
system.ruby.network.packets_injected     |       24315     33.19%     33.19% |       37419     51.08%     84.27% |       11522     15.73%    100.00%
system.ruby.network.packets_injected::total        73256                      
system.ruby.network.packets_received     |       24312     33.19%     33.19% |       37416     51.08%     84.27% |       11520     15.73%    100.00%
system.ruby.network.packets_received::total        73248                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       112625                      
system.ruby.network.routers00.buffer_writes       112625                      
system.ruby.network.routers00.crossbar_activity       112625                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       113074                      
system.ruby.network.routers00.sw_output_arbiter_activity       112625                      
system.ruby.network.routers01.buffer_reads        51017                      
system.ruby.network.routers01.buffer_writes        51017                      
system.ruby.network.routers01.crossbar_activity        51017                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        51190                      
system.ruby.network.routers01.sw_output_arbiter_activity        51017                      
system.ruby.network.routers02.buffer_reads        35933                      
system.ruby.network.routers02.buffer_writes        35933                      
system.ruby.network.routers02.crossbar_activity        35933                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        36138                      
system.ruby.network.routers02.sw_output_arbiter_activity        35933                      
system.ruby.network.routers03.buffer_reads        29871                      
system.ruby.network.routers03.buffer_writes        29871                      
system.ruby.network.routers03.crossbar_activity        29871                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        30245                      
system.ruby.network.routers03.sw_output_arbiter_activity        29871                      
system.ruby.network.routers04.buffer_reads        70860                      
system.ruby.network.routers04.buffer_writes        70860                      
system.ruby.network.routers04.crossbar_activity        70860                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        71607                      
system.ruby.network.routers04.sw_output_arbiter_activity        70860                      
system.ruby.network.routers05.buffer_reads        25848                      
system.ruby.network.routers05.buffer_writes        25848                      
system.ruby.network.routers05.crossbar_activity        25848                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25931                      
system.ruby.network.routers05.sw_output_arbiter_activity        25848                      
system.ruby.network.routers06.buffer_reads        21344                      
system.ruby.network.routers06.buffer_writes        21344                      
system.ruby.network.routers06.crossbar_activity        21344                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        21409                      
system.ruby.network.routers06.sw_output_arbiter_activity        21344                      
system.ruby.network.routers07.buffer_reads        23423                      
system.ruby.network.routers07.buffer_writes        23423                      
system.ruby.network.routers07.crossbar_activity        23423                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        23947                      
system.ruby.network.routers07.sw_output_arbiter_activity        23423                      
system.ruby.network.routers08.buffer_reads        55334                      
system.ruby.network.routers08.buffer_writes        55334                      
system.ruby.network.routers08.crossbar_activity        55334                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        57495                      
system.ruby.network.routers08.sw_output_arbiter_activity        55334                      
system.ruby.network.routers09.buffer_reads        26124                      
system.ruby.network.routers09.buffer_writes        26124                      
system.ruby.network.routers09.crossbar_activity        26124                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        26382                      
system.ruby.network.routers09.sw_output_arbiter_activity        26124                      
system.ruby.network.routers10.buffer_reads        27030                      
system.ruby.network.routers10.buffer_writes        27030                      
system.ruby.network.routers10.crossbar_activity        27030                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        27380                      
system.ruby.network.routers10.sw_output_arbiter_activity        27030                      
system.ruby.network.routers11.buffer_reads        35802                      
system.ruby.network.routers11.buffer_writes        35802                      
system.ruby.network.routers11.crossbar_activity        35802                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        40050                      
system.ruby.network.routers11.sw_output_arbiter_activity        35802                      
system.ruby.network.routers12.buffer_reads        57328                      
system.ruby.network.routers12.buffer_writes        57328                      
system.ruby.network.routers12.crossbar_activity        57328                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        62777                      
system.ruby.network.routers12.sw_output_arbiter_activity        57328                      
system.ruby.network.routers13.buffer_reads        34475                      
system.ruby.network.routers13.buffer_writes        34475                      
system.ruby.network.routers13.crossbar_activity        34475                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        34896                      
system.ruby.network.routers13.sw_output_arbiter_activity        34475                      
system.ruby.network.routers14.buffer_reads        28781                      
system.ruby.network.routers14.buffer_writes        28781                      
system.ruby.network.routers14.crossbar_activity        28781                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        29073                      
system.ruby.network.routers14.sw_output_arbiter_activity        28781                      
system.ruby.network.routers15.buffer_reads        26162                      
system.ruby.network.routers15.buffer_writes        26162                      
system.ruby.network.routers15.crossbar_activity        26162                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        27260                      
system.ruby.network.routers15.sw_output_arbiter_activity        26162                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       201096                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      201096    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       201096                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    544917000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
