# UART_Transmitter
This repository is about a RTL implementation of a UART transmitter in Verilog. The design includes a baud rate generator, a 4 state FSM based transmit controller, and a shift register data path to support standard 8N1 serial communication.
