Analysis & Synthesis report for top_internal_logic_analyzer
Mon Dec 23 11:30:16 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state
 10. State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst|cur_st
 11. State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st
 12. State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state
 13. State Machine - |top_internal_logic_analyzer|output_block:output_block_unit|fsm_out_state
 14. State Machine - |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm|wm_state
 15. State Machine - |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State
 16. State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state
 17. State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State
 18. State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State
 19. State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State
 20. State Machine - |top_internal_logic_analyzer|wishbone_intercon:intercon|intercon_state
 21. State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state
 22. State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st
 23. State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Added for RAM Pass-Through Logic
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0|altsyncram_oog1:auto_generated
 31. Source assignments for tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated
 32. Source assignments for tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0|altsyncram_v7i1:auto_generated
 33. Source assignments for output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated
 34. Source assignments for internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated
 35. Parameter Settings for User Entity Instance: Top-level Entity: |top_internal_logic_analyzer
 36. Parameter Settings for User Entity Instance: rx_path:rx_path_unit
 37. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|uart_rx:uart_rx_inst
 38. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|mp_dec:mp_dec_inst
 39. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|crc_gen:crc_gen_inst
 40. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|ram_simple:ram_simple_inst
 41. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|wishbone_master:wishbone_master_inst
 42. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|error_register:error_register_inst
 43. Parameter Settings for User Entity Instance: rx_path:rx_path_unit|wishbone_slave:wb_slave_inst
 44. Parameter Settings for User Entity Instance: wishbone_intercon:intercon
 45. Parameter Settings for User Entity Instance: wishbone_intercon:intercon|timer:watchdog_timer_inst
 46. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst
 47. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst
 48. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst
 49. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst
 50. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst
 51. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst
 52. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst
 53. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst
 54. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|wishbone_slave:wishbone_slave_inst
 55. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst
 56. Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst|in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc
 57. Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst
 58. Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|wishbone_slave:wishbone_slave_inst
 59. Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst
 60. Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst
 61. Parameter Settings for User Entity Instance: output_block:output_block_unit
 62. Parameter Settings for User Entity Instance: output_block:output_block_unit|general_fifo:short_fifo
 63. Parameter Settings for User Entity Instance: output_block:output_block_unit|general_fifo:fifo
 64. Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_master:output_block_wm
 65. Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_slave:output_block_ws
 66. Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_slave:input_block_ws
 67. Parameter Settings for User Entity Instance: tx_path:tx_path_unit
 68. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst
 69. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|mp_enc:tx_mpe_inst
 70. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|uart_tx:tx_uart_inst
 71. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|ram_simple:tx_ram_inst
 72. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|crc_gen:tx_crc_inst
 73. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|general_fifo:tx_fifo_inst
 74. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|wishbone_slave:wb_slave_inst
 75. Parameter Settings for User Entity Instance: tx_path:tx_path_unit|wishbone_master:wishbone_master_inst
 76. Parameter Settings for Inferred Entity Instance: rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0
 77. Parameter Settings for Inferred Entity Instance: tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0
 78. Parameter Settings for Inferred Entity Instance: tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0
 79. Parameter Settings for Inferred Entity Instance: output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0
 80. Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0
 81. Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0
 82. Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1
 83. Parameter Settings for Inferred Entity Instance: output_block:output_block_unit|lpm_mult:Mult0
 84. altsyncram Parameter Settings by Entity Instance
 85. lpm_mult Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "tx_path:tx_path_unit|wishbone_master:wishbone_master_inst"
 87. Port Connectivity Checks: "tx_path:tx_path_unit|wishbone_slave:wb_slave_inst"
 88. Port Connectivity Checks: "tx_path:tx_path_unit|general_fifo:tx_fifo_inst"
 89. Port Connectivity Checks: "output_block:output_block_unit|wishbone_slave:input_block_ws"
 90. Port Connectivity Checks: "output_block:output_block_unit|wishbone_slave:output_block_ws"
 91. Port Connectivity Checks: "output_block:output_block_unit|wishbone_master:output_block_wm"
 92. Port Connectivity Checks: "output_block:output_block_unit|general_fifo:fifo"
 93. Port Connectivity Checks: "output_block:output_block_unit|general_fifo:short_fifo"
 94. Port Connectivity Checks: "signal_generator_top:signal_generator_inst|wishbone_slave:wishbone_slave_inst"
 95. Port Connectivity Checks: "signal_generator_top:signal_generator_inst"
 96. Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|wishbone_slave:wishbone_slave_inst"
 97. Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst"
 98. Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst"
 99. Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst"
100. Port Connectivity Checks: "wishbone_intercon:intercon"
101. Port Connectivity Checks: "rx_path:rx_path_unit|wishbone_slave:wb_slave_inst"
102. Port Connectivity Checks: "rx_path:rx_path_unit|error_register:error_register_inst"
103. Port Connectivity Checks: "rx_path:rx_path_unit|wishbone_master:wishbone_master_inst"
104. Port Connectivity Checks: "rx_path:rx_path_unit"
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 23 11:30:16 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_internal_logic_analyzer                     ;
; Top-level Entity Name              ; top_internal_logic_analyzer                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,021                                           ;
;     Total combinational functions  ; 1,611                                           ;
;     Dedicated logic registers      ; 1,067                                           ;
; Total registers                    ; 1067                                            ;
; Total pins                         ; 5                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 266,440                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                          ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Option                                                                     ; Setting                     ; Default Value               ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+
; Top-level entity name                                                      ; top_internal_logic_analyzer ; top_internal_logic_analyzer ;
; Family name                                                                ; Cyclone II                  ; Cyclone IV GX               ;
; Use smart compilation                                                      ; Off                         ; Off                         ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On                          ;
; Enable compact report table                                                ; Off                         ; Off                         ;
; Restructure Multiplexers                                                   ; Auto                        ; Auto                        ;
; Create Debugging Nodes for IP Cores                                        ; Off                         ; Off                         ;
; Preserve fewer node names                                                  ; On                          ; On                          ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                         ; Off                         ;
; Verilog Version                                                            ; Verilog_2001                ; Verilog_2001                ;
; VHDL Version                                                               ; VHDL_1993                   ; VHDL_1993                   ;
; State Machine Processing                                                   ; Auto                        ; Auto                        ;
; Safe State Machine                                                         ; Off                         ; Off                         ;
; Extract Verilog State Machines                                             ; On                          ; On                          ;
; Extract VHDL State Machines                                                ; On                          ; On                          ;
; Ignore Verilog initial constructs                                          ; Off                         ; Off                         ;
; Iteration limit for constant Verilog loops                                 ; 5000                        ; 5000                        ;
; Iteration limit for non-constant Verilog loops                             ; 250                         ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                          ; On                          ;
; Infer RAMs from Raw Logic                                                  ; On                          ; On                          ;
; Parallel Synthesis                                                         ; On                          ; On                          ;
; DSP Block Balancing                                                        ; Auto                        ; Auto                        ;
; NOT Gate Push-Back                                                         ; On                          ; On                          ;
; Power-Up Don't Care                                                        ; On                          ; On                          ;
; Remove Redundant Logic Cells                                               ; Off                         ; Off                         ;
; Remove Duplicate Registers                                                 ; On                          ; On                          ;
; Ignore CARRY Buffers                                                       ; Off                         ; Off                         ;
; Ignore CASCADE Buffers                                                     ; Off                         ; Off                         ;
; Ignore GLOBAL Buffers                                                      ; Off                         ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                         ; Off                         ;
; Ignore LCELL Buffers                                                       ; Off                         ; Off                         ;
; Ignore SOFT Buffers                                                        ; On                          ; On                          ;
; Limit AHDL Integers to 32 Bits                                             ; Off                         ; Off                         ;
; Optimization Technique                                                     ; Balanced                    ; Balanced                    ;
; Carry Chain Length                                                         ; 70                          ; 70                          ;
; Auto Carry Chains                                                          ; On                          ; On                          ;
; Auto Open-Drain Pins                                                       ; On                          ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                         ; Off                         ;
; Auto ROM Replacement                                                       ; On                          ; On                          ;
; Auto RAM Replacement                                                       ; On                          ; On                          ;
; Auto Shift Register Replacement                                            ; Auto                        ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                        ; Auto                        ;
; Auto Clock Enable Replacement                                              ; On                          ; On                          ;
; Strict RAM Replacement                                                     ; Off                         ; Off                         ;
; Allow Synchronous Control Signals                                          ; On                          ; On                          ;
; Force Use of Synchronous Clear Signals                                     ; Off                         ; Off                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                         ; Off                         ;
; Auto Resource Sharing                                                      ; Off                         ; Off                         ;
; Allow Any RAM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any ROM Size For Recognition                                         ; Off                         ; Off                         ;
; Allow Any Shift Register Size For Recognition                              ; Off                         ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                        ; On                          ; On                          ;
; Ignore translate_off and synthesis_off directives                          ; Off                         ; Off                         ;
; Timing-Driven Synthesis                                                    ; Off                         ; Off                         ;
; Report Parameter Settings                                                  ; On                          ; On                          ;
; Report Source Assignments                                                  ; On                          ; On                          ;
; Report Connectivity Checks                                                 ; On                          ; On                          ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                         ; Off                         ;
; Synchronization Register Chain Length                                      ; 2                           ; 2                           ;
; PowerPlay Power Optimization                                               ; Normal compilation          ; Normal compilation          ;
; HDL message level                                                          ; Level2                      ; Level2                      ;
; Suppress Register Optimization Related Messages                            ; Off                         ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                        ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                        ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                         ; 100                         ;
; Clock MUX Protection                                                       ; On                          ; On                          ;
; Auto Gated Clock Conversion                                                ; Off                         ; Off                         ;
; Block Design Naming                                                        ; Auto                        ; Auto                        ;
; SDC constraint protection                                                  ; Off                         ; Off                         ;
; Synthesis Effort                                                           ; Auto                        ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                          ; On                          ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                         ; Off                         ;
; Analysis & Synthesis Message Level                                         ; Medium                      ; Medium                      ;
; Disable Register Merging Across Hierarchies                                ; Auto                        ; Auto                        ;
; Resource Aware Inference For Block RAM                                     ; On                          ; On                          ;
; Synthesis Seed                                                             ; 1                           ; 1                           ;
+----------------------------------------------------------------------------+-----------------------------+-----------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; write_controller_pkg.vhd             ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd                       ;         ;
; write_controller.vhd                 ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/write_controller.vhd                           ;         ;
; wishbone_slave.vhd                   ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd                             ;         ;
; wishbone_master.vhd                  ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd                            ;         ;
; wishbone_intercon.vhd                ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd                          ;         ;
; uart_tx.vhd                          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/uart_tx.vhd                                    ;         ;
; uart_rx.vhd                          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/uart_rx.vhd                                    ;         ;
; tx_path.vhd                          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/tx_path.vhd                                    ;         ;
; top_internal_logic_analyzer.vhd      ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd                ;         ;
; timer.vhd                            ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/timer.vhd                                      ;         ;
; signal_generator_top.vhd             ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd                       ;         ;
; signal_generator_registers.vhd       ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd                 ;         ;
; signal_generator.vhd                 ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/signal_generator.vhd                           ;         ;
; rx_path.vhd                          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/rx_path.vhd                                    ;         ;
; read_controller.vhd                  ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/read_controller.vhd                            ;         ;
; ram_simple.vhd                       ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/ram_simple.vhd                                 ;         ;
; ram_generic_pkg.vhd                  ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd                            ;         ;
; ram_generic.vhd                      ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/ram_generic.vhd                                ;         ;
; output_block.vhd                     ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/output_block.vhd                               ;         ;
; mp_enc.vhd                           ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/mp_enc.vhd                                     ;         ;
; mp_dec.vhd                           ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/mp_dec.vhd                                     ;         ;
; internal_logic_analyzer_core_top.vhd ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd           ;         ;
; in_out_cordinator_generic.vhd        ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd                  ;         ;
; in_equal_out_cordinator.vhd          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd                    ;         ;
; general_fifo.vhd                     ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/general_fifo.vhd                               ;         ;
; error_register.vhd                   ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/error_register.vhd                             ;         ;
; enable_fsm.vhd                       ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd                                 ;         ;
; crc_gen.vhd                          ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/crc_gen.vhd                                    ;         ;
; core_registers.vhd                   ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/core_registers.vhd                             ;         ;
; bus_to_enc_fsm.vhd                   ; yes             ; User VHDL File               ; C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd                             ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_oog1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/altsyncram_oog1.tdf                         ;         ;
; db/altsyncram_8ig1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/altsyncram_8ig1.tdf                         ;         ;
; db/altsyncram_v7i1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/altsyncram_v7i1.tdf                         ;         ;
; db/altsyncram_e2h1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/altsyncram_e2h1.tdf                         ;         ;
; db/decode_9oa.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/decode_9oa.tdf                              ;         ;
; db/mux_pib.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/mux_pib.tdf                                 ;         ;
; db/altsyncram_4lg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/altsyncram_4lg1.tdf                         ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_eem.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/lpm_divide_eem.tdf                          ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/sign_div_unsign_olh.tdf                     ;         ;
; db/alt_u_div_i2f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/alt_u_div_i2f.tdf                           ;         ;
; db/add_sub_lkc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/add_sub_lkc.tdf                             ;         ;
; db/add_sub_mkc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/add_sub_mkc.tdf                             ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_8ch.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/add_sub_8ch.tdf                             ;         ;
; db/add_sub_3ch.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/project/VHDL/DESIGN/TOP/db/add_sub_3ch.tdf                             ;         ;
; altshift.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,021  ;
;                                             ;        ;
; Total combinational functions               ; 1611   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 707    ;
;     -- 3 input functions                    ; 315    ;
;     -- <=2 input functions                  ; 589    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1240   ;
;     -- arithmetic mode                      ; 371    ;
;                                             ;        ;
; Total registers                             ; 1067   ;
;     -- Dedicated logic registers            ; 1067   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 5      ;
; Total memory bits                           ; 266440 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 1163   ;
; Total fan-out                               ; 11033  ;
; Average fan-out                             ; 3.97   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_internal_logic_analyzer                                               ; 1611 (1)          ; 1067 (0)     ; 266440      ; 0            ; 0       ; 0         ; 5    ; 0            ; |top_internal_logic_analyzer                                                                                                                                                                                   ; work         ;
;    |internal_logic_analyzer_core_top:core_inst|                            ; 352 (0)           ; 191 (0)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst                                                                                                                                        ; work         ;
;       |core_registers:core_registers_inst|                                 ; 44 (44)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst                                                                                                     ; work         ;
;       |enable_fsm:enable_fsm_inst|                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst                                                                                                             ; work         ;
;       |in_out_cordinator_generic:data_out_size_inst|                       ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst                                                                                           ; work         ;
;          |in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc| ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst|in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc                           ; work         ;
;       |ram_generic:RAM_inst|                                               ; 13 (0)            ; 30 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst                                                                                                                   ; work         ;
;          |ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|                   ; 13 (13)           ; 30 (30)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst                                                                     ; work         ;
;             |altsyncram:ram_data_rtl_0|                                    ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0                                           ; work         ;
;                |altsyncram_4lg1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated            ; work         ;
;       |read_controller:read_controller_inst|                               ; 55 (55)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst                                                                                                   ; work         ;
;       |write_controller:write_controller_inst|                             ; 234 (85)          ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst                                                                                                 ; work         ;
;          |lpm_divide:Div0|                                                 ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_eem:auto_generated|                                ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_olh:divider|                               ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                   |alt_u_div_i2f:divider|                                  ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;          |lpm_divide:Div1|                                                 ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_eem:auto_generated|                                ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_olh:divider|                               ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                   |alt_u_div_i2f:divider|                                  ; 74 (74)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;    |output_block:output_block_unit|                                        ; 466 (135)         ; 244 (35)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit                                                                                                                                                    ; work         ;
;       |general_fifo:fifo|                                                  ; 163 (108)         ; 91 (88)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo                                                                                                                                  ; work         ;
;          |altsyncram:mem_rtl_0|                                            ; 55 (0)            ; 3 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0                                                                                                             ; work         ;
;             |altsyncram_e2h1:auto_generated|                               ; 55 (0)            ; 3 (3)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated                                                                              ; work         ;
;                |decode_9oa:decode2|                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|decode_9oa:decode2                                                           ; work         ;
;                |mux_pib:mux3|                                              ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|mux_pib:mux3                                                                 ; work         ;
;       |general_fifo:short_fifo|                                            ; 68 (68)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:short_fifo                                                                                                                            ; work         ;
;       |lpm_mult:Mult0|                                                     ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0                                                                                                                                     ; work         ;
;          |multcore:mult_core|                                              ; 46 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core                                                                                                                  ; work         ;
;             |mpar_add:padder|                                              ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                  ; work         ;
;                |lpm_add_sub:adder[0]|                                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                             ; work         ;
;                   |add_sub_8ch:auto_generated|                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated                                                  ; work         ;
;                |mpar_add:sub_par_add|                                      ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                             ; work         ;
;                   |lpm_add_sub:adder[0]|                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                        ; work         ;
;                      |add_sub_3ch:auto_generated|                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                             ; work         ;
;       |wishbone_master:output_block_wm|                                    ; 54 (54)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm                                                                                                                    ; work         ;
;    |rx_path:rx_path_unit|                                                  ; 286 (0)           ; 254 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit                                                                                                                                                              ; work         ;
;       |crc_gen:crc_gen_inst|                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst                                                                                                                                         ; work         ;
;       |error_register:error_register_inst|                                 ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|error_register:error_register_inst                                                                                                                           ; work         ;
;       |mp_dec:mp_dec_inst|                                                 ; 76 (76)           ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst                                                                                                                                           ; work         ;
;       |ram_simple:ram_simple_inst|                                         ; 17 (17)           ; 33 (33)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|ram_simple:ram_simple_inst                                                                                                                                   ; work         ;
;          |altsyncram:ram_data_rtl_0|                                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0                                                                                                         ; work         ;
;             |altsyncram_oog1:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0|altsyncram_oog1:auto_generated                                                                          ; work         ;
;       |uart_rx:uart_rx_inst|                                               ; 82 (82)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst                                                                                                                                         ; work         ;
;       |wishbone_master:wishbone_master_inst|                               ; 92 (92)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst                                                                                                                         ; work         ;
;    |signal_generator_top:signal_generator_inst|                            ; 73 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst                                                                                                                                        ; work         ;
;       |signal_generator:signal_generator_inst|                             ; 59 (59)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst                                                                                                 ; work         ;
;       |signal_generator_registers:registers_inst|                          ; 14 (14)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst                                                                                              ; work         ;
;    |tx_path:tx_path_unit|                                                  ; 326 (0)           ; 270 (0)      ; 2120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit                                                                                                                                                              ; work         ;
;       |bus_to_enc_fsm:bus_to_enc_fsm_inst|                                 ; 6 (6)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst                                                                                                                           ; work         ;
;       |crc_gen:tx_crc_inst|                                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|crc_gen:tx_crc_inst                                                                                                                                          ; work         ;
;       |general_fifo:tx_fifo_inst|                                          ; 35 (35)           ; 42 (42)      ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst                                                                                                                                    ; work         ;
;          |altsyncram:mem_rtl_0|                                            ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0                                                                                                               ; work         ;
;             |altsyncram_8ig1:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated                                                                                ; work         ;
;       |mp_enc:tx_mpe_inst|                                                 ; 122 (122)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst                                                                                                                                           ; work         ;
;       |ram_simple:tx_ram_inst|                                             ; 17 (17)           ; 35 (35)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|ram_simple:tx_ram_inst                                                                                                                                       ; work         ;
;          |altsyncram:ram_data_rtl_0|                                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0                                                                                                             ; work         ;
;             |altsyncram_v7i1:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0|altsyncram_v7i1:auto_generated                                                                              ; work         ;
;       |uart_tx:tx_uart_inst|                                               ; 46 (46)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst                                                                                                                                         ; work         ;
;       |wishbone_master:wishbone_master_inst|                               ; 91 (91)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst                                                                                                                         ; work         ;
;    |wishbone_intercon:intercon|                                            ; 107 (80)          ; 50 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|wishbone_intercon:intercon                                                                                                                                                        ; work         ;
;       |timer:watchdog_timer_inst|                                          ; 27 (27)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_internal_logic_analyzer|wishbone_intercon:intercon|timer:watchdog_timer_inst                                                                                                                              ; work         ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0|altsyncram_oog1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72     ; None ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state                                                                                            ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; Name                    ; wm_state.get_acks_rd_st ; wm_state.stall_rd_st ; wm_state.read_st ; wm_state.get_acks_wr_st ; wm_state.stall_wr_st ; wm_state.write_st ; wm_state.initiate_st ; wm_state.idle_st ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; wm_state.idle_st        ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 0                ;
; wm_state.initiate_st    ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 1                    ; 1                ;
; wm_state.write_st       ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 1                 ; 0                    ; 1                ;
; wm_state.stall_wr_st    ; 0                       ; 0                    ; 0                ; 0                       ; 1                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_wr_st ; 0                       ; 0                    ; 0                ; 1                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.read_st        ; 0                       ; 0                    ; 1                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.stall_rd_st    ; 0                       ; 1                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_rd_st ; 1                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst|cur_st ;
+-------------------+--------------+-------------------+----------------------------------------+
; Name              ; cur_st.TX_ST ; cur_st.REGDATA_ST ; cur_st.IDLE_ST                         ;
+-------------------+--------------+-------------------+----------------------------------------+
; cur_st.IDLE_ST    ; 0            ; 0                 ; 0                                      ;
; cur_st.REGDATA_ST ; 0            ; 1                 ; 1                                      ;
; cur_st.TX_ST      ; 1            ; 0                 ; 1                                      ;
+-------------------+--------------+-------------------+----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st                                                                               ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; Name              ; cur_st.eof_st ; cur_st.crc_st ; cur_st.reg_crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ; cur_st.idle_st ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; cur_st.idle_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ;
; cur_st.sof_st     ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 1             ; 1              ;
; cur_st.type_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 1              ; 0             ; 1              ;
; cur_st.addr_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 1              ; 0              ; 0             ; 1              ;
; cur_st.len_st     ; 0             ; 0             ; 0                 ; 0              ; 1             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.data_st    ; 0             ; 0             ; 0                 ; 1              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.reg_crc_st ; 0             ; 0             ; 1                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.crc_st     ; 0             ; 1             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.eof_st     ; 1             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state                  ;
+-----------------------------+-----------------------------+----------------------+--------------------------+-------------------+
; Name                        ; fsm_state.sending_packet_st ; fsm_state.wm_read_st ; fsm_state.ws_read_req_st ; fsm_state.idle_st ;
+-----------------------------+-----------------------------+----------------------+--------------------------+-------------------+
; fsm_state.idle_st           ; 0                           ; 0                    ; 0                        ; 0                 ;
; fsm_state.ws_read_req_st    ; 0                           ; 0                    ; 1                        ; 1                 ;
; fsm_state.wm_read_st        ; 0                           ; 1                    ; 0                        ; 1                 ;
; fsm_state.sending_packet_st ; 1                           ; 0                    ; 0                        ; 1                 ;
+-----------------------------+-----------------------------+----------------------+--------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|output_block:output_block_unit|fsm_out_state                                                              ;
+----------------------------------+----------------------------------+----------------------------+-----------------------------+-----------------------+
; Name                             ; fsm_out_state.wait_after_send_st ; fsm_out_state.send_data_st ; fsm_out_state.wm_request_st ; fsm_out_state.idle_st ;
+----------------------------------+----------------------------------+----------------------------+-----------------------------+-----------------------+
; fsm_out_state.idle_st            ; 0                                ; 0                          ; 0                           ; 0                     ;
; fsm_out_state.wm_request_st      ; 0                                ; 0                          ; 1                           ; 1                     ;
; fsm_out_state.send_data_st       ; 0                                ; 1                          ; 0                           ; 1                     ;
; fsm_out_state.wait_after_send_st ; 1                                ; 0                          ; 0                           ; 1                     ;
+----------------------------------+----------------------------------+----------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm|wm_state                                                                                       ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; Name                    ; wm_state.get_acks_rd_st ; wm_state.stall_rd_st ; wm_state.read_st ; wm_state.get_acks_wr_st ; wm_state.stall_wr_st ; wm_state.write_st ; wm_state.initiate_st ; wm_state.idle_st ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; wm_state.idle_st        ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 0                ;
; wm_state.initiate_st    ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 1                    ; 1                ;
; wm_state.write_st       ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 1                 ; 0                    ; 1                ;
; wm_state.stall_wr_st    ; 0                       ; 0                    ; 0                ; 0                       ; 1                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_wr_st ; 0                       ; 0                    ; 0                ; 1                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.read_st        ; 0                       ; 0                    ; 1                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.stall_rd_st    ; 0                       ; 1                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_rd_st ; 1                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State ;
+-----------------------------+-------------------+-----------------------------+------------------------------------------------------+
; Name                        ; State.output_data ; State.wait_for_scene_number ; State.idle                                           ;
+-----------------------------+-------------------+-----------------------------+------------------------------------------------------+
; State.idle                  ; 0                 ; 0                           ; 0                                                    ;
; State.wait_for_scene_number ; 0                 ; 1                           ; 1                                                    ;
; State.output_data           ; 1                 ; 0                           ; 1                                                    ;
+-----------------------------+-------------------+-----------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state                                                                      ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; Name                    ; wm_state.get_acks_rd_st ; wm_state.stall_rd_st ; wm_state.read_st ; wm_state.get_acks_wr_st ; wm_state.stall_wr_st ; wm_state.write_st ; wm_state.initiate_st ; wm_state.idle_st ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; wm_state.idle_st        ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 0                ;
; wm_state.initiate_st    ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 1                    ; 1                ;
; wm_state.write_st       ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 1                 ; 0                    ; 1                ;
; wm_state.stall_wr_st    ; 0                       ; 0                    ; 0                ; 0                       ; 1                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_wr_st ; 0                       ; 0                    ; 0                ; 1                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.read_st        ; 0                       ; 0                    ; 1                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.stall_rd_st    ; 0                       ; 1                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_rd_st ; 1                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State                                                                     ;
+-----------------------------------------------+------------------------+-----------------------------------------------+-----------------------------------+------------------------------+------------+
; Name                                          ; State.send_data_to_wbm ; State.get_data_from_ram_and_calc_next_address ; State.send_current_address_to_ram ; State.wait_for_start_address ; State.idle ;
+-----------------------------------------------+------------------------+-----------------------------------------------+-----------------------------------+------------------------------+------------+
; State.idle                                    ; 0                      ; 0                                             ; 0                                 ; 0                            ; 0          ;
; State.wait_for_start_address                  ; 0                      ; 0                                             ; 0                                 ; 1                            ; 1          ;
; State.send_current_address_to_ram             ; 0                      ; 0                                             ; 1                                 ; 0                            ; 1          ;
; State.get_data_from_ram_and_calc_next_address ; 0                      ; 1                                             ; 0                                 ; 0                            ; 1          ;
; State.send_data_to_wbm                        ; 1                      ; 0                                             ; 0                                 ; 0                            ; 1          ;
+-----------------------------------------------+------------------------+-----------------------------------------------+-----------------------------------+------------------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State                                                       ;
+----------------------------------+----------------------------------+-----------------------------+-------------------+----------------------------+--------------------------+------------+
; Name                             ; State.write_controller_is_finish ; State.send_start_addr_to_rc ; State.record_data ; State.wait_for_enable_rise ; State.set_configurations ; State.idle ;
+----------------------------------+----------------------------------+-----------------------------+-------------------+----------------------------+--------------------------+------------+
; State.idle                       ; 0                                ; 0                           ; 0                 ; 0                          ; 0                        ; 0          ;
; State.set_configurations         ; 0                                ; 0                           ; 0                 ; 0                          ; 1                        ; 1          ;
; State.wait_for_enable_rise       ; 0                                ; 0                           ; 0                 ; 1                          ; 0                        ; 1          ;
; State.record_data                ; 0                                ; 0                           ; 1                 ; 0                          ; 0                        ; 1          ;
; State.send_start_addr_to_rc      ; 0                                ; 1                           ; 0                 ; 0                          ; 0                        ; 1          ;
; State.write_controller_is_finish ; 1                                ; 0                           ; 0                 ; 0                          ; 0                        ; 1          ;
+----------------------------------+----------------------------------+-----------------------------+-------------------+----------------------------+--------------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State                                        ;
+-------------------------------+------------------------------+-------------------------------+------------------------+----------------------------+------------+
; Name                          ; State.read_controller_finish ; State.write_controller_finish ; State.system_is_enable ; State.wait_for_enable_rise ; State.idle ;
+-------------------------------+------------------------------+-------------------------------+------------------------+----------------------------+------------+
; State.idle                    ; 0                            ; 0                             ; 0                      ; 0                          ; 0          ;
; State.wait_for_enable_rise    ; 0                            ; 0                             ; 0                      ; 1                          ; 1          ;
; State.system_is_enable        ; 0                            ; 0                             ; 1                      ; 0                          ; 1          ;
; State.write_controller_finish ; 0                            ; 1                             ; 0                      ; 0                          ; 1          ;
; State.read_controller_finish  ; 1                            ; 0                             ; 0                      ; 0                          ; 1          ;
+-------------------------------+------------------------------+-------------------------------+------------------------+----------------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|wishbone_intercon:intercon|intercon_state                                                     ;
+----------------------------+----------------------------+----------------------------+----------------------------+------------------------+
; Name                       ; intercon_state.master_3_st ; intercon_state.master_2_st ; intercon_state.master_1_st ; intercon_state.idle_st ;
+----------------------------+----------------------------+----------------------------+----------------------------+------------------------+
; intercon_state.idle_st     ; 0                          ; 0                          ; 0                          ; 0                      ;
; intercon_state.master_1_st ; 0                          ; 0                          ; 1                          ; 1                      ;
; intercon_state.master_2_st ; 0                          ; 1                          ; 0                          ; 1                      ;
; intercon_state.master_3_st ; 1                          ; 0                          ; 0                          ; 1                      ;
+----------------------------+----------------------------+----------------------------+----------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state                                                                                            ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; Name                    ; wm_state.get_acks_rd_st ; wm_state.stall_rd_st ; wm_state.read_st ; wm_state.get_acks_wr_st ; wm_state.stall_wr_st ; wm_state.write_st ; wm_state.initiate_st ; wm_state.idle_st ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+
; wm_state.idle_st        ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 0                ;
; wm_state.initiate_st    ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 1                    ; 1                ;
; wm_state.write_st       ; 0                       ; 0                    ; 0                ; 0                       ; 0                    ; 1                 ; 0                    ; 1                ;
; wm_state.stall_wr_st    ; 0                       ; 0                    ; 0                ; 0                       ; 1                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_wr_st ; 0                       ; 0                    ; 0                ; 1                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.read_st        ; 0                       ; 0                    ; 1                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.stall_rd_st    ; 0                       ; 1                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
; wm_state.get_acks_rd_st ; 1                       ; 0                    ; 0                ; 0                       ; 0                    ; 0                 ; 0                    ; 1                ;
+-------------------------+-------------------------+----------------------+------------------+-------------------------+----------------------+-------------------+----------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st                                       ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; Name           ; cur_st.eof_st ; cur_st.crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; cur_st.sof_st  ; 0             ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ;
; cur_st.type_st ; 0             ; 0             ; 0              ; 0             ; 0              ; 1              ; 1             ;
; cur_st.addr_st ; 0             ; 0             ; 0              ; 0             ; 1              ; 0              ; 1             ;
; cur_st.len_st  ; 0             ; 0             ; 0              ; 1             ; 0              ; 0              ; 1             ;
; cur_st.data_st ; 0             ; 0             ; 1              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.crc_st  ; 0             ; 1             ; 0              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.eof_st  ; 1             ; 0             ; 0              ; 0             ; 0              ; 0              ; 1             ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st                  ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; Name               ; cur_st.STOPBIT_ST ; cur_st.PARITY_ST ; cur_st.RX_ST ; cur_st.STARTBIT_ST ; cur_st.IDLE_ST ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; cur_st.IDLE_ST     ; 0                 ; 0                ; 0            ; 0                  ; 0              ;
; cur_st.STARTBIT_ST ; 0                 ; 0                ; 0            ; 1                  ; 1              ;
; cur_st.RX_ST       ; 0                 ; 0                ; 1            ; 0                  ; 1              ;
; cur_st.PARITY_ST   ; 0                 ; 1                ; 0            ; 0                  ; 1              ;
; cur_st.STOPBIT_ST  ; 1                 ; 0                ; 0            ; 0                  ; 1              ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|type_reg[3..7]                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[0,2..4,7]                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; output_block:output_block_unit|wishbone_master:output_block_wm|len_reg[0..7]                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|data_out[7]                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[4..7]                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_bit                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wr_sig                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|sof_blk[0,1,6,7]                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|type_blk[3..7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|eof_blk[1,3,4,6]                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; output_block:output_block_unit|wishbone_master:output_block_wm|wr_sig                                                                  ; Stuck at VCC due to stuck port data_in                                                                   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wr_sig                                                 ; Stuck at VCC due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[4..7]                                                                  ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|data_out[4..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wr_sig                                                                       ; Stuck at VCC due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[1,3,4,6]                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[0]                                             ; Merged with internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[1]   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[1]                                             ; Merged with internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[2]   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[2]                                             ; Merged with internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[3]   ;
; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[1]                                                             ; Merged with output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[5]                   ;
; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[5]                                                             ; Merged with output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[6]                   ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr[3]                                                                            ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[3]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr[2]                                                                            ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[2]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr[1]                                                                            ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[1]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr[0]                                                                            ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[0]                              ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[14]                                                                         ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[14]                           ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[13]                                                                         ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[13]                           ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[12]                                                                         ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[12]                           ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[11]                                                                         ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[11]                           ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[10]                                                                         ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[10]                           ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[9]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[9]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[8]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[8]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[7]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[7]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[6]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[6]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[5]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[5]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[4]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[4]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[3]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[3]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[2]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[2]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[1]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[1]                            ;
; output_block:output_block_unit|general_fifo:fifo|read_addr[0]                                                                          ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[0]                            ;
; output_block:output_block_unit|general_fifo:short_fifo|read_addr[2]                                                                    ; Merged with output_block:output_block_unit|general_fifo:short_fifo|read_addr_dup[2]                      ;
; output_block:output_block_unit|general_fifo:short_fifo|read_addr[1]                                                                    ; Merged with output_block:output_block_unit|general_fifo:short_fifo|read_addr_dup[1]                      ;
; output_block:output_block_unit|general_fifo:short_fifo|read_addr[0]                                                                    ; Merged with output_block:output_block_unit|general_fifo:short_fifo|read_addr_dup[0]                      ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[7]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[7]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[6]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[6]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[5]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[5]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[4]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[4]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[3]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[3]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[2]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[2]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[1]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[1]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_data[0]                                                                                    ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|len_blk[0]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|eof_blk[2,5,7]                                                                                 ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|eof_blk[0]                                           ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|sof_blk[2..5]                                                                                  ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|eof_blk[0]                                           ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[2,5,7]                                                                                 ; Merged with rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[0]                                           ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_err_i                                                                                 ; Merged with rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_err                                         ;
; wishbone_intercon:intercon|tga_sig[4]                                                                                                  ; Lost fanout                                                                                              ;
; wishbone_intercon:intercon|tgd_sig[0..7]                                                                                               ; Lost fanout                                                                                              ;
; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|type_reg[4]                                                                  ; Lost fanout                                                                                              ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|type_reg[4]                                                                                    ; Lost fanout                                                                                              ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|type_blk[4]                                                                                    ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data~13              ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem~13                                        ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem~13                                                                                  ; Merged with rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data~17                                  ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data~17                                                                            ; Merged with output_block:output_block_unit|general_fifo:fifo|mem~24                                      ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[16]                                                                  ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[7]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[14]                                                                  ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[6]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[12]                                                                  ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[5]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[10]                                                                  ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[4]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[8]                                                                   ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[3]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[6]                                                                   ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[2]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[4]                                                                   ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[1]                                        ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[2]                                                                   ; Merged with tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i[0]                                        ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[16]                                                              ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[7]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[14]                                                              ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[6]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[12]                                                              ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[5]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[10]                                                              ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[4]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[8]                                                               ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[3]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[6]                                                               ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[2]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[4]                                                               ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[1]                    ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[2]                                                               ; Merged with rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[0]                    ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[2]                                                                     ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[0]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[8]                                                                     ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[3]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[6]                                                                     ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[2]                              ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[4]                                                                     ; Merged with tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup[1]                              ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[30]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[14]                           ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[28]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[13]                           ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[26]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[12]                           ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[24]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[11]                           ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[22]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[10]                           ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[20]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[9]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[18]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[8]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[16]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[7]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[14]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[6]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[12]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[5]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[10]                                                                  ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[4]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[8]                                                                   ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[3]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[6]                                                                   ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[2]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[4]                                                                   ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[1]                            ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[2]                                                                   ; Merged with output_block:output_block_unit|general_fifo:fifo|read_addr_dup[0]                            ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[2] ; Merged with internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|addr_out[0]  ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[4] ; Merged with internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|addr_out[1]  ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[6] ; Merged with internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|addr_out[2]  ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[8] ; Merged with internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|addr_out[3]  ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.stall_wr_st                                   ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.stall_rd_st                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[5..8]                                          ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[3]                                             ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[0..4]                                          ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_cnt[0..8]                                          ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.idle_st                                       ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.initiate_st                                   ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.write_st                                      ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.get_acks_wr_st                                ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.read_st                                       ; Lost fanout                                                                                              ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.get_acks_rd_st                                ; Lost fanout                                                                                              ;
; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.idle                                           ; Merged with output_block:output_block_unit|general_fifo:fifo|mem~24                                      ;
; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|enable_out                                                       ; Merged with internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.system_is_enable ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.PARITY_ST                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_err                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[1]                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|data_out[1]                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[8]                                                              ; Lost fanout                                                                                              ;
; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|addr_reg[8]                                                                  ; Lost fanout                                                                                              ;
; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|addr_reg[8]                                                                  ; Lost fanout                                                                                              ;
; output_block:output_block_unit|wishbone_master:output_block_wm|addr_reg[8]                                                             ; Lost fanout                                                                                              ;
; Total Number of Removed Registers = 190                                                                                                ;                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_reg[7] ; Stuck at GND              ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[8],       ;
;                                                                                            ; due to stuck port data_in ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[7],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[6],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[5],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[3],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[2],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[1],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[4],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[0],       ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.idle_st, ;
;                                                                                            ;                           ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.write_st ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_bit                                       ; Stuck at GND              ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|parity_err,                                             ;
;                                                                                            ; due to stuck port data_in ; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[1],                               ;
;                                                                                            ;                           ; rx_path:rx_path_unit|error_register:error_register_inst|data_out[1]                               ;
; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wr_sig     ; Stuck at VCC              ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_cnt[8],       ;
;                                                                                            ; due to stuck port data_in ; internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|wm_state.read_st  ;
; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|type_reg[4]                      ; Stuck at GND              ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|type_reg[4]                             ;
;                                                                                            ; due to stuck port data_in ;                                                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[7]                         ; Stuck at GND              ; rx_path:rx_path_unit|error_register:error_register_inst|data_out[7]                               ;
;                                                                                            ; due to stuck port data_in ;                                                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[6]                         ; Stuck at GND              ; rx_path:rx_path_unit|error_register:error_register_inst|data_out[6]                               ;
;                                                                                            ; due to stuck port data_in ;                                                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[5]                         ; Stuck at GND              ; rx_path:rx_path_unit|error_register:error_register_inst|data_out[5]                               ;
;                                                                                            ; due to stuck port data_in ;                                                                                                   ;
; rx_path:rx_path_unit|error_register:error_register_inst|err_reg[4]                         ; Stuck at GND              ; rx_path:rx_path_unit|error_register:error_register_inst|data_out[4]                               ;
;                                                                                            ; due to stuck port data_in ;                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1067  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 828   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 669   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; 2       ;
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; 2       ;
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; 2       ;
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; 2       ;
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; 2       ;
; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; 2       ;
; tx_path:tx_path_unit|uart_tx:tx_uart_inst|dout                                                            ; 1       ;
; tx_path:tx_path_unit|uart_tx:tx_uart_inst|sr[0]                                                           ; 1       ;
; tx_path:tx_path_unit|uart_tx:tx_uart_inst|sample_cnt[0]                                                   ; 3       ;
; rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[1]                                                        ; 2       ;
; rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[3]                                                        ; 2       ;
; rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[5]                                                        ; 2       ;
; rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[6]                                                        ; 2       ;
; rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[7]                                                        ; 2       ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[0]                                                        ; 5       ;
; rx_path:rx_path_unit|mp_dec:mp_dec_inst|reset_crc                                                         ; 12      ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|din_d2                                                          ; 8       ;
; rx_path:rx_path_unit|uart_rx:uart_rx_inst|din_d1                                                          ; 1       ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[0]                                                        ; 5       ;
; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|reset_crc                                                         ; 12      ;
; tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[1]                                                         ; 2       ;
; tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[3]                                                         ; 2       ;
; tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[5]                                                         ; 2       ;
; tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[6]                                                         ; 2       ;
; tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[7]                                                         ; 2       ;
; Total number of inverted registers = 25                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                           ; RAM Name                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[0]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[1]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[2]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[3]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[4]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[5]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[6]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[7]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[8]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[9]                                                                ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[10]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[11]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[12]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[13]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[14]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[15]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[16]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[17]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[18]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[19]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[20]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[21]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[22]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[23]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0_bypass[24]                                                               ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0                                                               ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[0]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[1]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[2]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[3]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[4]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[5]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[6]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[7]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[8]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[9]                                                                      ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[10]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[11]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[12]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[13]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[14]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[15]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0_bypass[16]                                                                     ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0                                                                     ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[0]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[1]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[2]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[3]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[4]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[5]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[6]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[7]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[8]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[9]                                                                    ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[10]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[11]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[12]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[13]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[14]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[15]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[16]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[17]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[18]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[19]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[20]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[21]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[22]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[23]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0_bypass[24]                                                                   ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[0]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[1]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[2]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[3]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[4]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[5]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[6]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[7]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[8]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[9]                                                                    ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[10]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[11]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[12]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[13]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[14]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[15]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[16]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[17]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[18]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[19]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[20]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[21]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[22]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[23]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[24]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[25]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[26]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[27]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[28]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[29]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[30]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[31]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[32]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[33]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[34]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[35]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[36]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[37]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0_bypass[38]                                                                   ; output_block:output_block_unit|general_fifo:fifo|mem_rtl_0                                                                   ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[0]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[1]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[2]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[4]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[5]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[6]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[8]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[9]  ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[11] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16] ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|tga_sig[4]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|tga_sig[6]                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm|ack_cnt[5]                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|ack_cnt[7]                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|timer:watchdog_timer_inst|counter[8]                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|len_cnt[4]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst|sample_cnt[8]                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm|len_cnt[3]                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|len_cnt[2]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ack_cnt[1]                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|len_cnt[4]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[4]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[0]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:short_fifo|read_addr_dup[1]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|ram_simple:ram_simple_inst|data_out[6]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst|dout[0]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|ram_simple:tx_ram_inst|data_out[2]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|data_out[7] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst|ack_cnt[7]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|addr_reg[4]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|crc_blk[7]                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|wishbone_master:output_block_wm|addr_reg[1]                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|tgd_sig[7]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|dat_sig[0]                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|wishbone_intercon:intercon|we_sig                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|addr_reg[3]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[2]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|mp_done                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|data_out[3]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst|w_addr[4]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[1]                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|uart_tx:tx_uart_inst|sr[4]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|error_register:error_register_inst|err_reg[1]                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|count[12]                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[1]                                                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|addr_rd[0]                                                      ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|wait_cycles[3]                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:short_fifo|count[3]                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|requested_bytes[0]                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|data_out[0]                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|data_crc[7]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|data_crc[2]                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|current_address_s[2]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[2]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[2]                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|dout[3]                                                                           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|sample_cnt[5]                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|sample_cnt[3]                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[2]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst|crc_r[3]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_internal_logic_analyzer|tx_path:tx_path_unit|crc_gen:tx_crc_inst|crc_r[1]                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_internal_logic_analyzer|output_block:output_block_unit|wait_cycles[4]                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_internal_logic_analyzer|wishbone_intercon:intercon|watchdog_calc[3]                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top_internal_logic_analyzer|rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_internal_logic_analyzer|tx_path:tx_path_unit|general_fifo:tx_fifo_inst|read_addr_dup                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top_internal_logic_analyzer|output_block:output_block_unit|general_fifo:fifo|read_addr_dup                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|current_address_s                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_internal_logic_analyzer|wishbone_intercon:intercon|DAT_I_M1[4]                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_internal_logic_analyzer|tx_path:tx_path_unit|mp_enc:tx_mpe_inst|ram_addr_i                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_internal_logic_analyzer|rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_internal_logic_analyzer|wishbone_intercon:intercon|DAT_I_M1[0]                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|Selector0                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_row_s                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0|altsyncram_oog1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0|altsyncram_v7i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_internal_logic_analyzer ;
+----------------------------------+----------+-----------------------------------------------+
; Parameter Name                   ; Value    ; Type                                          ;
+----------------------------------+----------+-----------------------------------------------+
; reset_polarity_g                 ; '1'      ; Enumerated                                    ;
; enable_polarity_g                ; '1'      ; Enumerated                                    ;
; signal_ram_depth_g               ; 3        ; Signed Integer                                ;
; signal_ram_width_g               ; 8        ; Signed Integer                                ;
; record_depth_g                   ; 4        ; Signed Integer                                ;
; data_width_g                     ; 8        ; Signed Integer                                ;
; Add_width_g                      ; 8        ; Signed Integer                                ;
; num_of_signals_g                 ; 8        ; Signed Integer                                ;
; power2_out_g                     ; 0        ; Signed Integer                                ;
; power_sign_g                     ; 1        ; Signed Integer                                ;
; type_d_g                         ; 1        ; Signed Integer                                ;
; len_d_g                          ; 1        ; Signed Integer                                ;
; en_reg_address_g                 ; 0        ; Signed Integer                                ;
; trigger_type_reg_1_address_g     ; 1        ; Signed Integer                                ;
; trigger_position_reg_2_address_g ; 2        ; Signed Integer                                ;
; clk_to_start_reg_3_address_g     ; 3        ; Signed Integer                                ;
; enable_reg_address_4_g           ; 4        ; Signed Integer                                ;
; external_en_g                    ; '0'      ; Enumerated                                    ;
; scene_number_reg_1_address_g     ; 1        ; Signed Integer                                ;
; enable_reg_address_2_g           ; 2        ; Signed Integer                                ;
; byte_size_g                      ; 8        ; Signed Integer                                ;
; fifo_depth_g                     ; 32768    ; Signed Integer                                ;
; fifo_log_depth_g                 ; 15       ; Signed Integer                                ;
; fifo_almost_full_g               ; 32767    ; Signed Integer                                ;
; fifo_almost_empty_g              ; 1        ; Signed Integer                                ;
; clkrate_g                        ; 50000000 ; Signed Integer                                ;
; parity_en_g                      ; 0        ; Signed Integer                                ;
; parity_odd_g                     ; false    ; Enumerated                                    ;
; uart_idle_g                      ; '1'      ; Enumerated                                    ;
; baudrate_g                       ; 115200   ; Signed Integer                                ;
; len_dec1_g                       ; true     ; Enumerated                                    ;
; sof_d_g                          ; 1        ; Signed Integer                                ;
; crc_d_g                          ; 1        ; Signed Integer                                ;
; eof_d_g                          ; 1        ; Signed Integer                                ;
; sof_val_g                        ; 60       ; Signed Integer                                ;
; eof_val_g                        ; 165      ; Signed Integer                                ;
; rx_path_addr_bits_g              ; 8        ; Signed Integer                                ;
; error_register_address_g         ; 0        ; Signed Integer                                ;
; led_active_polarity_g            ; '1'      ; Enumerated                                    ;
; error_active_polarity_g          ; '1'      ; Enumerated                                    ;
; code_version_g                   ; 0        ; Signed Integer                                ;
; fifo_d_g                         ; 9        ; Signed Integer                                ;
; tx_path_addr_bits_g              ; 8        ; Signed Integer                                ;
; databits_g                       ; 8        ; Signed Integer                                ;
; type_slave_1_g                   ; 0001     ; Unsigned Binary                               ;
; type_slave_2_g                   ; 0010     ; Unsigned Binary                               ;
; type_slave_3_g                   ; 0011     ; Unsigned Binary                               ;
; type_slave_4_g                   ; 0100     ; Unsigned Binary                               ;
; type_slave_5_g                   ; 0101     ; Unsigned Binary                               ;
; type_slave_6_g                   ; 0110     ; Unsigned Binary                               ;
; type_slave_7_g                   ; 0111     ; Unsigned Binary                               ;
; watchdog_timer_freq_g            ; 100      ; Signed Integer                                ;
; timer_en_polarity_g              ; '1'      ; Enumerated                                    ;
; watchdog_en_vector_g             ; 11111111 ; Unsigned Binary                               ;
+----------------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit ;
+--------------------------+----------+-----------------------------+
; Parameter Name           ; Value    ; Type                        ;
+--------------------------+----------+-----------------------------+
; reset_polarity_g         ; '1'      ; Enumerated                  ;
; data_width_g             ; 8        ; Signed Integer              ;
; clkrate_g                ; 50000000 ; Signed Integer              ;
; parity_en_g              ; 0        ; Signed Integer              ;
; parity_odd_g             ; false    ; Enumerated                  ;
; uart_idle_g              ; '1'      ; Enumerated                  ;
; baudrate_g               ; 115200   ; Signed Integer              ;
; len_dec1_g               ; true     ; Enumerated                  ;
; sof_d_g                  ; 1        ; Signed Integer              ;
; type_d_g                 ; 1        ; Signed Integer              ;
; add_width_g              ; 8        ; Signed Integer              ;
; len_d_g                  ; 1        ; Signed Integer              ;
; crc_d_g                  ; 1        ; Signed Integer              ;
; eof_d_g                  ; 1        ; Signed Integer              ;
; sof_val_g                ; 60       ; Signed Integer              ;
; eof_val_g                ; 165      ; Signed Integer              ;
; addr_bits_g              ; 8        ; Signed Integer              ;
; error_register_address_g ; 0        ; Signed Integer              ;
; led_active_polarity_g    ; '1'      ; Enumerated                  ;
; error_active_polarity_g  ; '1'      ; Enumerated                  ;
; code_version_g           ; 0        ; Signed Integer              ;
+--------------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|uart_rx:uart_rx_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; parity_en_g      ; 0        ; Signed Integer                                           ;
; parity_odd_g     ; false    ; Enumerated                                               ;
; uart_idle_g      ; '1'      ; Enumerated                                               ;
; baudrate_g       ; 115200   ; Signed Integer                                           ;
; clkrate_g        ; 50000000 ; Signed Integer                                           ;
; databits_g       ; 8        ; Signed Integer                                           ;
; reset_polarity_g ; '1'      ; Enumerated                                               ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|mp_dec:mp_dec_inst ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                ;
; len_dec1_g       ; true  ; Enumerated                                                ;
; sof_d_g          ; 1     ; Signed Integer                                            ;
; type_d_g         ; 1     ; Signed Integer                                            ;
; add_width_g      ; 8     ; Signed Integer                                            ;
; len_d_g          ; 1     ; Signed Integer                                            ;
; crc_d_g          ; 1     ; Signed Integer                                            ;
; eof_d_g          ; 1     ; Signed Integer                                            ;
; sof_val_g        ; 60    ; Signed Integer                                            ;
; eof_val_g        ; 165   ; Signed Integer                                            ;
; width_g          ; 8     ; Signed Integer                                            ;
; ram_size_g       ; 8     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|crc_gen:crc_gen_inst ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                         ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|ram_simple:ram_simple_inst ;
+------------------+-------+-------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                              ;
+------------------+-------+-------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                        ;
; width_in_g       ; 8     ; Signed Integer                                                    ;
; addr_bits_g      ; 8     ; Signed Integer                                                    ;
+------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|wishbone_master:wishbone_master_inst ;
+---------------------------+-------+--------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                               ;
+---------------------------+-------+--------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                         ;
; data_width_g              ; 8     ; Signed Integer                                                     ;
; type_d_g                  ; 1     ; Signed Integer                                                     ;
; add_width_g               ; 8     ; Signed Integer                                                     ;
; len_d_g                   ; 1     ; Signed Integer                                                     ;
; addr_bits_g               ; 8     ; Signed Integer                                                     ;
+---------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|error_register:error_register_inst ;
+---------------------------+-------+------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                             ;
+---------------------------+-------+------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                       ;
; error_register_address_g  ; 0     ; Signed Integer                                                   ;
; data_width_g              ; 8     ; Signed Integer                                                   ;
; address_width_g           ; 8     ; Signed Integer                                                   ;
; led_active_polarity_g     ; '1'   ; Enumerated                                                       ;
; error_active_polarity_g   ; '1'   ; Enumerated                                                       ;
; code_version_g            ; 0     ; Signed Integer                                                   ;
+---------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_path:rx_path_unit|wishbone_slave:wb_slave_inst ;
+---------------------------+-------+------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                       ;
+---------------------------+-------+------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                 ;
; data_width_g              ; 8     ; Signed Integer                                             ;
; add_width_g               ; 8     ; Signed Integer                                             ;
; len_d_g                   ; 1     ; Signed Integer                                             ;
; type_d_g                  ; 1     ; Signed Integer                                             ;
+---------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wishbone_intercon:intercon ;
+---------------------------+----------+----------------------------------+
; Parameter Name            ; Value    ; Type                             ;
+---------------------------+----------+----------------------------------+
; reset_activity_polarity_g ; '1'      ; Enumerated                       ;
; data_width_g              ; 8        ; Signed Integer                   ;
; type_d_g                  ; 1        ; Signed Integer                   ;
; add_width_g               ; 8        ; Signed Integer                   ;
; len_d_g                   ; 1        ; Signed Integer                   ;
; type_slave_1_g            ; 0001     ; Unsigned Binary                  ;
; type_slave_2_g            ; 0010     ; Unsigned Binary                  ;
; type_slave_3_g            ; 0011     ; Unsigned Binary                  ;
; type_slave_4_g            ; 0100     ; Unsigned Binary                  ;
; type_slave_5_g            ; 0101     ; Unsigned Binary                  ;
; type_slave_6_g            ; 0110     ; Unsigned Binary                  ;
; type_slave_7_g            ; 0111     ; Unsigned Binary                  ;
; watchdog_timer_freq_g     ; 100      ; Signed Integer                   ;
; clk_freq_g                ; 50000000 ; Signed Integer                   ;
; timer_en_polarity_g       ; '1'      ; Enumerated                       ;
; watchdog_en_vector_g      ; 11111111 ; Unsigned Binary                  ;
+---------------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wishbone_intercon:intercon|timer:watchdog_timer_inst ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; reset_activity_polarity_g ; '1'      ; Enumerated                                                 ;
; timer_freq_g              ; 100      ; Signed Integer                                             ;
; clk_freq_g                ; 50000000 ; Signed Integer                                             ;
; timer_en_polarity_g       ; '1'      ; Enumerated                                                 ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst ;
+----------------------------------+-------+----------------------------------------------+
; Parameter Name                   ; Value ; Type                                         ;
+----------------------------------+-------+----------------------------------------------+
; reset_polarity_g                 ; '1'   ; Enumerated                                   ;
; enable_polarity_g                ; '1'   ; Enumerated                                   ;
; signal_ram_depth_g               ; 3     ; Signed Integer                               ;
; signal_ram_width_g               ; 8     ; Signed Integer                               ;
; record_depth_g                   ; 4     ; Signed Integer                               ;
; data_width_g                     ; 8     ; Signed Integer                               ;
; add_width_g                      ; 8     ; Signed Integer                               ;
; num_of_signals_g                 ; 8     ; Signed Integer                               ;
; en_reg_address_g                 ; 0     ; Signed Integer                               ;
; trigger_type_reg_1_address_g     ; 1     ; Signed Integer                               ;
; trigger_position_reg_2_address_g ; 2     ; Signed Integer                               ;
; clk_to_start_reg_3_address_g     ; 3     ; Signed Integer                               ;
; enable_reg_address_4_g           ; 4     ; Signed Integer                               ;
; power2_out_g                     ; 0     ; Signed Integer                               ;
; power_sign_g                     ; 1     ; Signed Integer                               ;
; type_d_g                         ; 1     ; Signed Integer                               ;
; len_d_g                          ; 1     ; Signed Integer                               ;
; output_type_id_g                 ; 2     ; Signed Integer                               ;
+----------------------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                        ;
; width_in_g       ; 8     ; Signed Integer                                                                    ;
; addr_bits_g      ; 4     ; Signed Integer                                                                    ;
; power2_out_g     ; 0     ; Signed Integer                                                                    ;
; power_sign_g     ; 1     ; Signed Integer                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                                                                      ;
; width_in_g       ; 8     ; Signed Integer                                                                                                                  ;
; addr_bits_g      ; 4     ; Signed Integer                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g  ; '1'   ; Enumerated                                                                             ;
; enable_polarity_g ; '1'   ; Enumerated                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; reset_polarity_g   ; '1'   ; Enumerated                                                                                        ;
; enable_polarity_g  ; '1'   ; Enumerated                                                                                        ;
; signal_ram_depth_g ; 3     ; Signed Integer                                                                                    ;
; signal_ram_width_g ; 8     ; Signed Integer                                                                                    ;
; record_depth_g     ; 4     ; Signed Integer                                                                                    ;
; data_width_g       ; 8     ; Signed Integer                                                                                    ;
; add_width_g        ; 4     ; Signed Integer                                                                                    ;
; num_of_signals_g   ; 8     ; Signed Integer                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                                        ;
; record_depth_g   ; 4     ; Signed Integer                                                                                    ;
; data_width_g     ; 8     ; Signed Integer                                                                                    ;
; num_of_signals_g ; 8     ; Signed Integer                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                                               ;
; data_width_g              ; 8     ; Signed Integer                                                                           ;
; type_d_g                  ; 1     ; Signed Integer                                                                           ;
; add_width_g               ; 8     ; Signed Integer                                                                           ;
; len_d_g                   ; 1     ; Signed Integer                                                                           ;
; addr_bits_g               ; 8     ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst ;
+----------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------+
; reset_polarity_g                 ; '1'   ; Enumerated                                                                      ;
; enable_polarity_g                ; '1'   ; Enumerated                                                                      ;
; en_reg_address_g                 ; 0     ; Signed Integer                                                                  ;
; trigger_type_reg_1_address_g     ; 1     ; Signed Integer                                                                  ;
; trigger_position_reg_2_address_g ; 2     ; Signed Integer                                                                  ;
; clk_to_start_reg_3_address_g     ; 3     ; Signed Integer                                                                  ;
; enable_reg_address_4_g           ; 4     ; Signed Integer                                                                  ;
; data_width_g                     ; 8     ; Signed Integer                                                                  ;
; add_width_g                      ; 8     ; Signed Integer                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|wishbone_slave:wishbone_slave_inst ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                                             ;
; data_width_g              ; 8     ; Signed Integer                                                                         ;
; add_width_g               ; 8     ; Signed Integer                                                                         ;
; len_d_g                   ; 1     ; Signed Integer                                                                         ;
; type_d_g                  ; 1     ; Signed Integer                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                                                ;
; out_width_g      ; 8     ; Signed Integer                                                                                            ;
; in_width_g       ; 8     ; Signed Integer                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst|in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                                                                                                                ;
; out_width_g      ; 8     ; Signed Integer                                                                                                                                                            ;
; in_width_g       ; 8     ; Signed Integer                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst ;
+------------------------------+-------+--------------------------------------------------+
; Parameter Name               ; Value ; Type                                             ;
+------------------------------+-------+--------------------------------------------------+
; reset_polarity_g             ; '1'   ; Enumerated                                       ;
; enable_polarity_g            ; '1'   ; Enumerated                                       ;
; data_width_g                 ; 8     ; Signed Integer                                   ;
; num_of_signals_g             ; 8     ; Signed Integer                                   ;
; external_en_g                ; '0'   ; Enumerated                                       ;
; add_width_g                  ; 8     ; Signed Integer                                   ;
; len_d_g                      ; 1     ; Signed Integer                                   ;
; type_d_g                     ; 1     ; Signed Integer                                   ;
; scene_number_reg_1_address_g ; 1     ; Signed Integer                                   ;
; enable_reg_address_2_g       ; 2     ; Signed Integer                                   ;
+------------------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|wishbone_slave:wishbone_slave_inst ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                                             ;
; data_width_g              ; 8     ; Signed Integer                                                                         ;
; add_width_g               ; 8     ; Signed Integer                                                                         ;
; len_d_g                   ; 1     ; Signed Integer                                                                         ;
; type_d_g                  ; 1     ; Signed Integer                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------+
; reset_polarity_g  ; '1'   ; Enumerated                                                                                         ;
; enable_polarity_g ; '1'   ; Enumerated                                                                                         ;
; data_width_g      ; 8     ; Signed Integer                                                                                     ;
; num_of_signals_g  ; 8     ; Signed Integer                                                                                     ;
; external_en_g     ; '0'   ; Enumerated                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                       ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
; reset_polarity_g             ; '1'   ; Enumerated                                                                                 ;
; enable_polarity_g            ; '1'   ; Enumerated                                                                                 ;
; data_width_g                 ; 8     ; Signed Integer                                                                             ;
; add_width_g                  ; 8     ; Signed Integer                                                                             ;
; scene_number_reg_1_address_g ; 1     ; Signed Integer                                                                             ;
; enable_reg_address_2_g       ; 2     ; Signed Integer                                                                             ;
+------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit ;
+---------------------------+----------+--------------------------------------+
; Parameter Name            ; Value    ; Type                                 ;
+---------------------------+----------+--------------------------------------+
; reset_polarity_g          ; '1'      ; Enumerated                           ;
; byte_size_g               ; 8        ; Signed Integer                       ;
; data_width_g              ; 8        ; Signed Integer                       ;
; fifo_depth_g              ; 32768    ; Signed Integer                       ;
; fifo_log_depth_g          ; 15       ; Signed Integer                       ;
; fifo_almost_full_g        ; 32767    ; Signed Integer                       ;
; fifo_almost_empty_g       ; 1        ; Signed Integer                       ;
; short_fifo_depth_g        ; 8        ; Signed Integer                       ;
; short_fifo_log_depth_g    ; 3        ; Signed Integer                       ;
; short_fifo_almost_full_g  ; 8        ; Signed Integer                       ;
; short_fifo_almost_empty_g ; 1        ; Signed Integer                       ;
; add_width_g               ; 8        ; Signed Integer                       ;
; len_d_g                   ; 1        ; Signed Integer                       ;
; type_d_g                  ; 1        ; Signed Integer                       ;
; addr_bits_g               ; 8        ; Signed Integer                       ;
; baudrate_g                ; 115200   ; Signed Integer                       ;
; clkrate_g                 ; 50000000 ; Signed Integer                       ;
; databits_g                ; 8        ; Signed Integer                       ;
; parity_en_g               ; 0        ; Signed Integer                       ;
; tx_fifo_d_g               ; 9        ; Signed Integer                       ;
+---------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit|general_fifo:short_fifo ;
+------------------+-------+--------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                     ;
+------------------+-------+--------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                               ;
; width_g          ; 8     ; Signed Integer                                                           ;
; depth_g          ; 8     ; Signed Integer                                                           ;
; log_depth_g      ; 3     ; Signed Integer                                                           ;
; almost_full_g    ; 8     ; Signed Integer                                                           ;
; almost_empty_g   ; 1     ; Signed Integer                                                           ;
+------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit|general_fifo:fifo ;
+------------------+-------+--------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                               ;
+------------------+-------+--------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                         ;
; width_g          ; 8     ; Signed Integer                                                     ;
; depth_g          ; 32768 ; Signed Integer                                                     ;
; log_depth_g      ; 15    ; Signed Integer                                                     ;
; almost_full_g    ; 32767 ; Signed Integer                                                     ;
; almost_empty_g   ; 1     ; Signed Integer                                                     ;
+------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_master:output_block_wm ;
+---------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                              ;
; data_width_g              ; 8     ; Signed Integer                                                          ;
; type_d_g                  ; 1     ; Signed Integer                                                          ;
; add_width_g               ; 8     ; Signed Integer                                                          ;
; len_d_g                   ; 1     ; Signed Integer                                                          ;
; addr_bits_g               ; 8     ; Signed Integer                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_slave:output_block_ws ;
+---------------------------+-------+------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                             ;
; data_width_g              ; 8     ; Signed Integer                                                         ;
; add_width_g               ; 8     ; Signed Integer                                                         ;
; len_d_g                   ; 1     ; Signed Integer                                                         ;
; type_d_g                  ; 1     ; Signed Integer                                                         ;
+---------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_block:output_block_unit|wishbone_slave:input_block_ws ;
+---------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                            ;
; data_width_g              ; 8     ; Signed Integer                                                        ;
; add_width_g               ; 8     ; Signed Integer                                                        ;
; len_d_g                   ; 1     ; Signed Integer                                                        ;
; type_d_g                  ; 1     ; Signed Integer                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit ;
+------------------+----------+-------------------------------------+
; Parameter Name   ; Value    ; Type                                ;
+------------------+----------+-------------------------------------+
; reset_polarity_g ; '1'      ; Enumerated                          ;
; data_width_g     ; 8        ; Signed Integer                      ;
; add_width_g      ; 8        ; Signed Integer                      ;
; len_d_g          ; 1        ; Signed Integer                      ;
; type_d_g         ; 1        ; Signed Integer                      ;
; fifo_d_g         ; 9        ; Signed Integer                      ;
; addr_bits_g      ; 8        ; Signed Integer                      ;
; parity_en_g      ; 0        ; Signed Integer                      ;
; parity_odd_g     ; false    ; Enumerated                          ;
; uart_idle_g      ; '1'      ; Enumerated                          ;
; baudrate_g       ; 115200   ; Signed Integer                      ;
; clkrate_g        ; 50000000 ; Signed Integer                      ;
; databits_g       ; 8        ; Signed Integer                      ;
+------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst ;
+------------------+-------+---------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                      ;
+------------------+-------+---------------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                                ;
; data_width_g     ; 8     ; Signed Integer                                                            ;
; add_width_g      ; 8     ; Signed Integer                                                            ;
; len_d_g          ; 1     ; Signed Integer                                                            ;
; type_d_g         ; 1     ; Signed Integer                                                            ;
; addr_bits_g      ; 8     ; Signed Integer                                                            ;
+------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|mp_enc:tx_mpe_inst ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                ;
; len_dec1_g       ; false ; Enumerated                                                ;
; sof_d_g          ; 1     ; Signed Integer                                            ;
; type_d_g         ; 1     ; Signed Integer                                            ;
; add_width_g      ; 8     ; Signed Integer                                            ;
; len_d_g          ; 1     ; Signed Integer                                            ;
; crc_d_g          ; 1     ; Signed Integer                                            ;
; eof_d_g          ; 1     ; Signed Integer                                            ;
; sof_val_g        ; 60    ; Signed Integer                                            ;
; eof_val_g        ; 165   ; Signed Integer                                            ;
; width_g          ; 8     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|uart_tx:tx_uart_inst ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; parity_en_g      ; 0        ; Signed Integer                                           ;
; parity_odd_g     ; false    ; Enumerated                                               ;
; uart_idle_g      ; '1'      ; Enumerated                                               ;
; baudrate_g       ; 115200   ; Signed Integer                                           ;
; clkrate_g        ; 50000000 ; Signed Integer                                           ;
; databits_g       ; 8        ; Signed Integer                                           ;
; reset_polarity_g ; '1'      ; Enumerated                                               ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|ram_simple:tx_ram_inst ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                    ;
; width_in_g       ; 8     ; Signed Integer                                                ;
; addr_bits_g      ; 8     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|crc_gen:tx_crc_inst ;
+---------------------------+-------+---------------------------------------------------+
; Parameter Name            ; Value ; Type                                              ;
+---------------------------+-------+---------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                        ;
+---------------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|general_fifo:tx_fifo_inst ;
+------------------+-------+------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                             ;
+------------------+-------+------------------------------------------------------------------+
; reset_polarity_g ; '1'   ; Enumerated                                                       ;
; width_g          ; 8     ; Signed Integer                                                   ;
; depth_g          ; 9     ; Signed Integer                                                   ;
; log_depth_g      ; 4     ; Signed Integer                                                   ;
; almost_full_g    ; 8     ; Signed Integer                                                   ;
; almost_empty_g   ; 1     ; Signed Integer                                                   ;
+------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|wishbone_slave:wb_slave_inst ;
+---------------------------+-------+------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                       ;
+---------------------------+-------+------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                 ;
; data_width_g              ; 8     ; Signed Integer                                             ;
; add_width_g               ; 8     ; Signed Integer                                             ;
; len_d_g                   ; 1     ; Signed Integer                                             ;
; type_d_g                  ; 1     ; Signed Integer                                             ;
+---------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_path:tx_path_unit|wishbone_master:wishbone_master_inst ;
+---------------------------+-------+--------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                               ;
+---------------------------+-------+--------------------------------------------------------------------+
; reset_activity_polarity_g ; '1'   ; Enumerated                                                         ;
; data_width_g              ; 8     ; Signed Integer                                                     ;
; type_d_g                  ; 1     ; Signed Integer                                                     ;
; add_width_g               ; 8     ; Signed Integer                                                     ;
; len_d_g                   ; 1     ; Signed Integer                                                     ;
; addr_bits_g               ; 8     ; Signed Integer                                                     ;
+---------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_oog1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_8ig1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_v7i1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 15                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 32768                ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 15                   ; Untyped                                                    ;
; NUMWORDS_B                         ; 32768                ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e2h1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                           ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                           ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_block:output_block_unit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 10         ; Untyped                          ;
; LPM_WIDTHB                                     ; 13         ; Untyped                          ;
; LPM_WIDTHP                                     ; 23         ; Untyped                          ;
; LPM_WIDTHR                                     ; 23         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                       ;
; Entity Instance                           ; rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 9                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 9                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 1                                             ;
; Entity Instance                       ; output_block:output_block_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                            ;
;     -- LPM_WIDTHB                     ; 13                                            ;
;     -- LPM_WIDTHP                     ; 23                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_path:tx_path_unit|wishbone_master:wishbone_master_inst"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_aout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_aout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_din        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_din_valid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_path:tx_path_unit|wishbone_slave:wb_slave_inst"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; len            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_en          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_data       ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_valid ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_path:tx_path_unit|general_fifo:tx_fifo_inst"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_block:output_block_unit|wishbone_slave:input_block_ws"                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tga_i[6..5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tga_i[4..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; tga_i[7]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; tga_i[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tga_i[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; typ            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_en          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ws_data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ws_data_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_data       ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_valid ; Input  ; Info     ; Stuck at GND                                                                        ;
; active_cycle   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stall          ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_block:output_block_unit|wishbone_slave:output_block_ws"                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wr_en         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ws_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ws_data_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_block:output_block_unit|wishbone_master:output_block_wm"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wr             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; type_in[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; type_in[4..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; type_in[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; type_in[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; type_in[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; len_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_start_addr ; Input  ; Info     ; Stuck at GND                                                                        ;
; wm_end         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_aout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_aout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_din_valid  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_block:output_block_unit|general_fifo:fifo"                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_block:output_block_unit|general_fifo:short_fifo"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signal_generator_top:signal_generator_inst|wishbone_slave:wishbone_slave_inst"              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; typ          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; active_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stall        ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "signal_generator_top:signal_generator_inst" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; data_in    ; Input ; Info     ; Stuck at GND                           ;
; trigger_in ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|wishbone_slave:wishbone_slave_inst"              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; typ          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; active_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stall        ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst"                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_to_start_out_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst|wishbone_master:wishbone_master_inst"              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wr             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; type_in[7..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; type_in[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; type_in[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; len_in[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; len_in[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_start_addr ; Input  ; Info     ; Stuck at GND                                                                        ;
; wm_end         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_aout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_aout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_din        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_din_valid  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "internal_logic_analyzer_core_top:core_inst" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; err_i ; Input ; Info     ; Stuck at GND                                ;
+-------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wishbone_intercon:intercon"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dat_i_s1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adr_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dat_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_i_s6    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cyc_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tga_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tgd_i_s6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_o_s6   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_o_s6   ; Input  ; Info     ; Stuck at GND                                                                        ;
; stall_o_s6 ; Input  ; Info     ; Stuck at GND                                                                        ;
; adr_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dat_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we_i_s7    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cyc_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tga_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tgd_i_s7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_o_s7   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_o_s7   ; Input  ; Info     ; Stuck at GND                                                                        ;
; stall_o_s7 ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_path:rx_path_unit|wishbone_slave:wb_slave_inst"                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dat_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; typ          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ws_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; active_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stall        ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_path:rx_path_unit|error_register:error_register_inst" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; error_in[7..5] ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_path:rx_path_unit|wishbone_master:wishbone_master_inst"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wr             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ram_start_addr ; Input  ; Info     ; Stuck at GND                                                                        ;
; wm_end         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "rx_path:rx_path_unit" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; flash_error ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 23 11:29:38 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_internal_logic_analyzer -c top_internal_logic_analyzer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 0 entities, in source file write_controller_pkg.vhd
    Info (12022): Found design unit 1: write_controller_pkg
    Info (12022): Found design unit 2: write_controller_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file write_controller.vhd
    Info (12022): Found design unit 1: write_controller-behave
    Info (12023): Found entity 1: write_controller
Info (12021): Found 2 design units, including 1 entities, in source file wishbone_slave.vhd
    Info (12022): Found design unit 1: wishbone_slave-arc_wb_slave
    Info (12023): Found entity 1: wishbone_slave
Info (12021): Found 2 design units, including 1 entities, in source file wishbone_master.vhd
    Info (12022): Found design unit 1: wishbone_master-arc_wishbone_master
    Info (12023): Found entity 1: wishbone_master
Info (12021): Found 2 design units, including 1 entities, in source file wishbone_intercon.vhd
    Info (12022): Found design unit 1: wishbone_intercon-arc_wishbone_intercon
    Info (12023): Found entity 1: wishbone_intercon
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx_gen_model.vhd
    Info (12022): Found design unit 1: uart_tx_gen_model-arc_uart_tx_gen_model
    Info (12023): Found entity 1: uart_tx_gen_model
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-arc_uart_tx
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 2 design units, including 1 entities, in source file uart_trans_gen_model.vhd
    Info (12022): Found design unit 1: uart_trans_gen_model-arc_uart_trans_gen_model
    Info (12023): Found entity 1: uart_trans_gen_model
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-arc_uart_rx
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 2 design units, including 1 entities, in source file tx_path.vhd
    Info (12022): Found design unit 1: tx_path-arc_tx_path
    Info (12023): Found entity 1: tx_path
Info (12021): Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer_tb.vhd
    Info (12022): Found design unit 1: top_internal_logic_analyzer_TB-behavior
    Info (12023): Found entity 1: top_internal_logic_analyzer_TB
Info (12021): Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer.vhd
    Info (12022): Found design unit 1: top_internal_logic_analyzer-arc_top_internal_logic_analyzer
    Info (12023): Found entity 1: top_internal_logic_analyzer
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-arc_timer
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file signal_generator_top.vhd
    Info (12022): Found design unit 1: signal_generator_top-arc_core
    Info (12023): Found entity 1: signal_generator_top
Info (12021): Found 2 design units, including 1 entities, in source file signal_generator_registers.vhd
    Info (12022): Found design unit 1: signal_generator_registers-behave
    Info (12023): Found entity 1: signal_generator_registers
Info (12021): Found 2 design units, including 1 entities, in source file signal_generator.vhd
    Info (12022): Found design unit 1: signal_generator-behave
    Info (12023): Found entity 1: signal_generator
Info (12021): Found 2 design units, including 1 entities, in source file rx_path.vhd
    Info (12022): Found design unit 1: rx_path-arc_rx_path
    Info (12023): Found entity 1: rx_path
Info (12021): Found 2 design units, including 1 entities, in source file read_controller.vhd
    Info (12022): Found design unit 1: read_controller-behave
    Info (12023): Found entity 1: read_controller
Info (12021): Found 2 design units, including 1 entities, in source file ram_simple.vhd
    Info (12022): Found design unit 1: ram_simple-arc_ram_simple
    Info (12023): Found entity 1: ram_simple
Info (12021): Found 2 design units, including 0 entities, in source file ram_generic_pkg.vhd
    Info (12022): Found design unit 1: ram_generic_pkg
    Info (12022): Found design unit 2: ram_generic_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file ram_generic.vhd
    Info (12022): Found design unit 1: ram_generic-rtl_ram_generic
    Info (12023): Found entity 1: ram_generic
Info (12021): Found 2 design units, including 1 entities, in source file output_block.vhd
    Info (12022): Found design unit 1: output_block-arc_output_block
    Info (12023): Found entity 1: output_block
Info (12021): Found 2 design units, including 1 entities, in source file mux_generic.vhd
    Info (12022): Found design unit 1: mux_generic-mux_generic_arc
    Info (12023): Found entity 1: mux_generic
Info (12021): Found 2 design units, including 1 entities, in source file mp_enc.vhd
    Info (12022): Found design unit 1: mp_enc-rtl_mp_enc
    Info (12023): Found entity 1: mp_enc
Info (12021): Found 2 design units, including 1 entities, in source file mp_dec.vhd
    Info (12022): Found design unit 1: mp_dec-rtl_mp_dec
    Info (12023): Found entity 1: mp_dec
Info (12021): Found 2 design units, including 1 entities, in source file internal_logic_analyzer_core_top.vhd
    Info (12022): Found design unit 1: internal_logic_analyzer_core_top-arc_core
    Info (12023): Found entity 1: internal_logic_analyzer_core_top
Info (12021): Found 2 design units, including 1 entities, in source file in_small_out_cordinator.vhd
    Info (12022): Found design unit 1: in_small_out_cordinator-behave
    Info (12023): Found entity 1: in_small_out_cordinator
Info (12021): Found 2 design units, including 1 entities, in source file in_out_cordinator_generic.vhd
    Info (12022): Found design unit 1: in_out_cordinator_generic-behave
    Info (12023): Found entity 1: in_out_cordinator_generic
Info (12021): Found 2 design units, including 1 entities, in source file in_equal_out_cordinator.vhd
    Info (12022): Found design unit 1: in_equal_out_cordinator-behave
    Info (12023): Found entity 1: in_equal_out_cordinator
Info (12021): Found 2 design units, including 1 entities, in source file in_big_out_cordinator.vhd
    Info (12022): Found design unit 1: in_big_out_cordinator-behave
    Info (12023): Found entity 1: in_big_out_cordinator
Info (12021): Found 2 design units, including 1 entities, in source file generic_ram_tb.vhd
    Info (12022): Found design unit 1: generic_ram_tb-arc_generic_ram_tb
    Info (12023): Found entity 1: generic_ram_tb
Info (12021): Found 2 design units, including 1 entities, in source file general_fifo.vhd
    Info (12022): Found design unit 1: general_fifo-arc_general_fifo
    Info (12023): Found entity 1: general_fifo
Info (12021): Found 2 design units, including 1 entities, in source file error_register.vhd
    Info (12022): Found design unit 1: error_register-arc_error_register
    Info (12023): Found entity 1: error_register
Info (12021): Found 2 design units, including 1 entities, in source file enable_fsm.vhd
    Info (12022): Found design unit 1: enable_fsm-behave
    Info (12023): Found entity 1: enable_fsm
Info (12021): Found 2 design units, including 1 entities, in source file dec_generic.vhd
    Info (12022): Found design unit 1: dec_generic-dec_generic_arc
    Info (12023): Found entity 1: dec_generic
Info (12021): Found 2 design units, including 1 entities, in source file data_input_small.vhd
    Info (12022): Found design unit 1: data_input_small-behave
    Info (12023): Found entity 1: data_input_small
Info (12021): Found 2 design units, including 1 entities, in source file data_input_generic.vhd
    Info (12022): Found design unit 1: data_input_generic-behave
    Info (12023): Found entity 1: data_input_generic
Info (12021): Found 2 design units, including 1 entities, in source file data_input_big.vhd
    Info (12022): Found design unit 1: data_input_big-behave
    Info (12023): Found entity 1: data_input_big
Info (12021): Found 2 design units, including 1 entities, in source file crc_gen.vhd
    Info (12022): Found design unit 1: crc_gen-behave
    Info (12023): Found entity 1: crc_gen
Info (12021): Found 2 design units, including 1 entities, in source file core_registers.vhd
    Info (12022): Found design unit 1: core_registers-behave
    Info (12023): Found entity 1: core_registers
Info (12021): Found 2 design units, including 1 entities, in source file bus_to_enc_fsm.vhd
    Info (12022): Found design unit 1: bus_to_enc_fsm-arc_bus_to_enc_fsm
    Info (12023): Found entity 1: bus_to_enc_fsm
Info (12127): Elaborating entity "top_internal_logic_analyzer" for the top level hierarchy
Info (12128): Elaborating entity "rx_path" for hierarchy "rx_path:rx_path_unit"
Info (12128): Elaborating entity "uart_rx" for hierarchy "rx_path:rx_path_unit|uart_rx:uart_rx_inst"
Info (12128): Elaborating entity "mp_dec" for hierarchy "rx_path:rx_path_unit|mp_dec:mp_dec_inst"
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal "sof_sr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal "sof_sr_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "crc_gen" for hierarchy "rx_path:rx_path_unit|crc_gen:crc_gen_inst"
Warning (10540): VHDL Signal Declaration warning at crc_gen.vhd(57): used explicit default value for signal "crc_const" because signal was never assigned a value
Info (12128): Elaborating entity "ram_simple" for hierarchy "rx_path:rx_path_unit|ram_simple:ram_simple_inst"
Info (12128): Elaborating entity "wishbone_master" for hierarchy "rx_path:rx_path_unit|wishbone_master:wishbone_master_inst"
Info (12128): Elaborating entity "error_register" for hierarchy "rx_path:rx_path_unit|error_register:error_register_inst"
Info (12128): Elaborating entity "wishbone_slave" for hierarchy "rx_path:rx_path_unit|wishbone_slave:wb_slave_inst"
Info (12128): Elaborating entity "wishbone_intercon" for hierarchy "wishbone_intercon:intercon"
Info (12128): Elaborating entity "timer" for hierarchy "wishbone_intercon:intercon|timer:watchdog_timer_inst"
Info (12128): Elaborating entity "internal_logic_analyzer_core_top" for hierarchy "internal_logic_analyzer_core_top:core_inst"
Warning (10036): Verilog HDL or VHDL warning at internal_logic_analyzer_core_top.vhd(373): object "clk_to_start_s" assigned a value but never read
Info (12128): Elaborating entity "ram_generic" for hierarchy "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst"
Info (12128): Elaborating entity "ram_simple" for hierarchy "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst"
Info (12128): Elaborating entity "enable_fsm" for hierarchy "internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst"
Info (12128): Elaborating entity "write_controller" for hierarchy "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst"
Info (12128): Elaborating entity "read_controller" for hierarchy "internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst"
Info (12128): Elaborating entity "core_registers" for hierarchy "internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst"
Info (12128): Elaborating entity "in_out_cordinator_generic" for hierarchy "internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst"
Info (12128): Elaborating entity "in_equal_out_cordinator" for hierarchy "internal_logic_analyzer_core_top:core_inst|in_out_cordinator_generic:data_out_size_inst|in_equal_out_cordinator:\cordinator1_proc:equal_cordenator_proc"
Info (12128): Elaborating entity "signal_generator_top" for hierarchy "signal_generator_top:signal_generator_inst"
Info (12128): Elaborating entity "signal_generator" for hierarchy "signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst"
Info (12128): Elaborating entity "signal_generator_registers" for hierarchy "signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst"
Info (12128): Elaborating entity "output_block" for hierarchy "output_block:output_block_unit"
Warning (10036): Verilog HDL or VHDL warning at output_block.vhd(262): object "short_fifo_full" assigned a value but never read
Info (12128): Elaborating entity "general_fifo" for hierarchy "output_block:output_block_unit|general_fifo:short_fifo"
Info (12128): Elaborating entity "general_fifo" for hierarchy "output_block:output_block_unit|general_fifo:fifo"
Info (12128): Elaborating entity "tx_path" for hierarchy "tx_path:tx_path_unit"
Info (12128): Elaborating entity "bus_to_enc_fsm" for hierarchy "tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"
Warning (10631): VHDL Process Statement warning at bus_to_enc_fsm.vhd(156): inferring latch(es) for signal or variable "type_reg", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "type_reg[3]" at bus_to_enc_fsm.vhd(156)
Info (10041): Inferred latch for "type_reg[4]" at bus_to_enc_fsm.vhd(156)
Info (10041): Inferred latch for "type_reg[5]" at bus_to_enc_fsm.vhd(156)
Info (10041): Inferred latch for "type_reg[6]" at bus_to_enc_fsm.vhd(156)
Info (10041): Inferred latch for "type_reg[7]" at bus_to_enc_fsm.vhd(156)
Info (12128): Elaborating entity "mp_enc" for hierarchy "tx_path:tx_path_unit|mp_enc:tx_mpe_inst"
Info (12128): Elaborating entity "uart_tx" for hierarchy "tx_path:tx_path_unit|uart_tx:tx_uart_inst"
Info (12128): Elaborating entity "general_fifo" for hierarchy "tx_path:tx_path_unit|general_fifo:tx_fifo_inst"
Warning (276020): Inferred RAM node "rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "output_block:output_block_unit|general_fifo:fifo|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "output_block:output_block_unit|general_fifo:short_fifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rx_path:rx_path_unit|ram_simple:ram_simple_inst|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tx_path:tx_path_unit|general_fifo:tx_fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tx_path:tx_path_unit|ram_simple:tx_ram_inst|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "output_block:output_block_unit|general_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_block:output_block_unit|Mult0"
Info (12130): Elaborated megafunction instantiation "rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "rx_path:rx_path_unit|ram_simple:ram_simple_inst|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oog1.tdf
    Info (12023): Found entity 1: altsyncram_oog1
Info (12130): Elaborated megafunction instantiation "tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "tx_path:tx_path_unit|general_fifo:tx_fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ig1.tdf
    Info (12023): Found entity 1: altsyncram_8ig1
Info (12130): Elaborated megafunction instantiation "tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "tx_path:tx_path_unit|ram_simple:tx_ram_inst|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7i1.tdf
    Info (12023): Found entity 1: altsyncram_v7i1
Info (12130): Elaborated megafunction instantiation "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2h1.tdf
    Info (12023): Found entity 1: altsyncram_e2h1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pib.tdf
    Info (12023): Found entity 1: mux_pib
Info (12130): Elaborated megafunction instantiation "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf
    Info (12023): Found entity 1: altsyncram_4lg1
Info (12130): Elaborated megafunction instantiation "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info (12023): Found entity 1: lpm_divide_eem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "output_block:output_block_unit|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf
    Info (12023): Found entity 1: add_sub_8ch
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info (12023): Found entity 1: add_sub_3ch
Info (12131): Elaborated megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_block:output_block_unit|lpm_mult:Mult0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register output_block:output_block_unit|requested_bytes[8] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[20] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[17] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[15] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[10] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[7] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[6] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[4] will power up to Low
    Critical Warning (18010): Register output_block:output_block_unit|wait_cycles[1] will power up to Low
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 2086 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 557 megabytes
    Info: Processing ended: Mon Dec 23 11:30:16 2013
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:31


