#-------------------------------------------------------------------------------
#-- Title      : Testcases fm-Synthese
#-- Project    : Synthi-Project
#-------------------------------------------------------------------------------
#-- File       : testcase_ms1.dat
#-- Author     : Bollhalder Jonas
#-- Company    : 
#-- Created    : 2021-05-01
#-- Last update: 2021-05-01
#-- Platform   : 
#-- Standard   : VHDL'08
#-------------------------------------------------------------------------------
#-- Description: Testcases for fm-Synthese of Synthi-Project
#-------------------------------------------------------------------------------
#-- Revisions  :
#-- Date        Version  Author           Description
#-- 2021-05-01  1.0      Mueller Pavel    Created
#-------------------------------------------------------------------------------

reset_target 10

# send note on signal
usb_uart_send_data 90
run_simulation_for 00 00 04 00

usb_uart_send_data 50
run_simulation_for 00 00 04 00

usb_uart_send_data 72
run_simulation_for 00 00 04 00


bt_uart_send_data 01
bt_uart_send_data 28
bt_uart_send_data 3E
run_simulation_for 00 10 00 00
