

================================================================
== Vivado HLS Report for 'danke_core'
================================================================
* Date:           Fri Dec 14 23:19:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        danke_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        39|         37|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1002|    984|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|    2448|   1788|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    387|
|Register         |        -|      -|     461|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|    3911|   3159|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |danke_core_mul_32eOg_U2  |danke_core_mul_32eOg  |        0|      4|   165|    50|
    |danke_core_sdiv_3dEe_U1  |danke_core_sdiv_3dEe  |        0|      0|  2283|  1738|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      4|  2448|  1788|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |regfile_V_U          |danke_core_regfilbkb  |        2|  0|   0|    32|   32|     1|         1024|
    |special_regfile_V_U  |danke_core_regfilbkb  |        2|  0|   0|    32|   32|     1|         1024|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |        4|  0|   0|    64|   64|     2|         2048|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |grp_fu_302_p2            |     +    |      0|  101|   37|          32|           1|
    |grp_fu_313_p2            |     +    |      0|  101|   37|          32|          32|
    |grp_fu_317_p2            |     +    |      0|  101|   37|          32|           1|
    |pc_V_fu_566_p2           |     +    |      0|  101|   37|          32|          32|
    |grp_fu_338_p2            |     -    |      0|  101|   37|           1|          32|
    |result_V_1_fu_659_p2     |     -    |      0|  101|   37|          32|          32|
    |ap_condition_1140        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_1145        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_1149        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_1154        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_1159        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_1164        |    and   |      0|    0|    2|           1|           1|
    |ap_condition_229         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_250         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_274         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_282         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_290         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_298         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_306         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_314         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_322         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_330         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_338         |    and   |      0|    0|    2|           1|           1|
    |ap_condition_346         |    and   |      0|    0|    2|           1|           1|
    |r_V_8_fu_607_p2          |    and   |      0|    0|   32|          32|          32|
    |sel_tmp7_fu_521_p2       |    and   |      0|    0|    2|           1|           1|
    |tmp2_fu_509_p2           |    and   |      0|    0|    2|           1|           1|
    |tmp3_fu_515_p2           |    and   |      0|    0|    2|           1|           1|
    |r_V_5_fu_589_p2          |   ashr   |      0|   99|  101|          32|          32|
    |r_V_6_fu_576_p2          |   ashr   |      0|   99|  101|          32|          32|
    |grp_fu_327_p2            |   icmp   |      0|    0|   16|          32|          32|
    |grp_fu_343_p2            |   icmp   |      0|    0|   16|          32|          32|
    |sel_tmp1_fu_451_p2       |   icmp   |      0|    0|    1|           3|           2|
    |sel_tmp2_fu_456_p2       |   icmp   |      0|    0|    1|           3|           1|
    |sel_tmp3_fu_499_p2       |   icmp   |      0|    0|    1|           3|           2|
    |sel_tmp6_fu_504_p2       |   icmp   |      0|    0|    1|           3|           1|
    |sel_tmp9_fu_494_p2       |   icmp   |      0|    0|    2|           3|           4|
    |sel_tmp_fu_446_p2        |   icmp   |      0|    0|    2|           3|           4|
    |slt1_fu_623_p2           |   icmp   |      0|    0|   16|          32|          32|
    |val_assign_1_fu_651_p2   |   icmp   |      0|    0|   16|          32|          32|
    |val_assign_6_fu_611_p2   |   icmp   |      0|    0|   16|          32|          32|
    |r_V_9_fu_603_p2          |    or    |      0|    0|   32|          32|          32|
    |sel_tmp4_fu_481_p2       |    or    |      0|    0|    2|           1|           1|
    |tmp1_fu_477_p2           |    or    |      0|    0|    2|           1|           1|
    |grp_fu_538_p0            |  select  |      0|    0|   32|           1|          32|
    |grp_fu_538_p1            |  select  |      0|    0|   32|           1|          32|
    |p_0130_0_pn_fu_555_p3    |  select  |      0|    0|   10|           1|          10|
    |sel_tmp5_fu_486_p3       |  select  |      0|    0|   32|           1|          32|
    |r_V_4_fu_585_p2          |    shl   |      0|   99|  101|          32|          32|
    |r_V_7_fu_580_p2          |    shl   |      0|   99|  101|          32|          32|
    |ap_enable_pp0            |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|    0|    2|           1|           2|
    |r_V_1_fu_423_p2          |    xor   |      0|    0|    7|           6|           7|
    |r_V_fu_408_p2            |    xor   |      0|    0|    7|           6|           7|
    |result_V_12_fu_598_p2    |    xor   |      0|    0|   32|          32|           2|
    |rev1_fu_627_p2           |    xor   |      0|    0|    2|           1|           2|
    |rev_fu_637_p2            |    xor   |      0|    0|    2|           1|           2|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |Total                    |          |      0| 1002|  984|         606|         649|
    +-------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1                     |   15|          3|    1|          3|
    |ap_phi_precharge_reg_pp0_iter0_p_1_reg_255  |   81|         17|   32|        544|
    |data_memory_V_address0                      |   15|          3|   10|         30|
    |halted_V_o                                  |    9|          2|    1|          2|
    |p_1_phi_fu_259_p36                          |    9|          2|   32|         64|
    |regfile_V_address0                          |   21|          4|    5|         20|
    |regfile_V_address1                          |   15|          3|    5|         15|
    |regfile_V_d0                                |   15|          3|   32|         96|
    |special_regfile_V_address0                  |   15|          3|    5|         15|
    |t_V_fu_116                                  |   15|          3|   32|         96|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  387|         83|  156|        925|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter0_p_1_reg_255  |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp0_iter1_p_1_reg_255  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_halted_V_read_reg_679      |   1|   0|    1|          0|
    |dr_V_reg_720                                |   6|   0|    6|          0|
    |halted_V_read_reg_679                       |   1|   0|    1|          0|
    |intop_V_reg_727                             |   4|   0|    4|          0|
    |ir_V_reg_694                                |  25|   0|   25|          0|
    |offset_V_reg_731                            |  10|   0|   10|          0|
    |op1_V_reg_786                               |  32|   0|   32|          0|
    |opcode_V_reg_699                            |   3|   0|    3|          0|
    |r_V_5_reg_858                               |  32|   0|   32|          0|
    |r_V_7_reg_844                               |  32|   0|   32|          0|
    |result_V_2_reg_918                          |  32|   0|   32|          0|
    |rhs_V_reg_806                               |  32|   0|   32|          0|
    |sel_tmp1_reg_776                            |   1|   0|    1|          0|
    |sel_tmp2_reg_781                            |   1|   0|    1|          0|
    |sel_tmp_reg_771                             |   1|   0|    1|          0|
    |special_regfile_V_lo_1_reg_761              |  32|   0|   32|          0|
    |special_regfile_V_lo_reg_751                |  32|   0|   32|          0|
    |sr1_V_reg_709                               |   6|   0|    6|          0|
    |sr2_V_reg_714                               |   6|   0|    6|          0|
    |t_V_fu_116                                  |  32|   0|   32|          0|
    |t_V_load_1_reg_683                          |  32|   0|   32|          0|
    |tmp_13_reg_736                              |   1|   0|    1|          0|
    |tmp_15_reg_849                              |   1|   0|    1|          0|
    |tmp_16_reg_835                              |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 461|   0|  461|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      danke_core      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      danke_core      | return value |
|instruction_memory_V_address0  | out |   10|  ap_memory | instruction_memory_V |     array    |
|instruction_memory_V_ce0       | out |    1|  ap_memory | instruction_memory_V |     array    |
|instruction_memory_V_q0        |  in |   25|  ap_memory | instruction_memory_V |     array    |
|data_memory_V_address0         | out |   10|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_ce0              | out |    1|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_we0              | out |    1|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_d0               | out |   32|  ap_memory |     data_memory_V    |     array    |
|data_memory_V_q0               |  in |   32|  ap_memory |     data_memory_V    |     array    |
|halted_V_i                     |  in |    1|   ap_ovld  |       halted_V       |    pointer   |
|halted_V_o                     | out |    1|   ap_ovld  |       halted_V       |    pointer   |
|halted_V_o_ap_vld              | out |    1|   ap_ovld  |       halted_V       |    pointer   |
|core_id                        |  in |   32|   ap_none  |        core_id       |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

