
IWDG_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bd0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000db4  08000db4  00010db4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000dd4  08000dd4  00010dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000dd8  08000dd8  00010dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08000ddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000002c  20000010  08000dec  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000003c  08000dec  0002003c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000097af  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001aae  00000000  00000000  000297e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000efe  00000000  00000000  0002b296  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000390  00000000  00000000  0002c198  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000470  00000000  00000000  0002c528  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002596  00000000  00000000  0002c998  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000016d0  00000000  00000000  0002ef2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000305fe  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000748  00000000  00000000  0003067c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000010 	.word	0x20000010
 8000200:	00000000 	.word	0x00000000
 8000204:	08000d9c 	.word	0x08000d9c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000014 	.word	0x20000014
 8000220:	08000d9c 	.word	0x08000d9c

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f892 	bl	8000364 <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f854 	bl	80002fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	2000000c 	.word	0x2000000c
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 f82d 	bl	80002d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f000 fce6 	bl	8000c54 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	2000002c 	.word	0x2000002c
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	2000002c 	.word	0x2000002c

080002b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002b4:	b538      	push	{r3, r4, r5, lr}
 80002b6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002b8:	f7ff fff6 	bl	80002a8 <HAL_GetTick>
 80002bc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002be:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80002c0:	bf1e      	ittt	ne
 80002c2:	4b04      	ldrne	r3, [pc, #16]	; (80002d4 <HAL_Delay+0x20>)
 80002c4:	781b      	ldrbne	r3, [r3, #0]
 80002c6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80002c8:	f7ff ffee 	bl	80002a8 <HAL_GetTick>
 80002cc:	1b40      	subs	r0, r0, r5
 80002ce:	4284      	cmp	r4, r0
 80002d0:	d8fa      	bhi.n	80002c8 <HAL_Delay+0x14>
  {
  }
}
 80002d2:	bd38      	pop	{r3, r4, r5, pc}
 80002d4:	20000000 	.word	0x20000000

080002d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002d8:	4a07      	ldr	r2, [pc, #28]	; (80002f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002e6:	041b      	lsls	r3, r3, #16
 80002e8:	0c1b      	lsrs	r3, r3, #16
 80002ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002f4:	60d3      	str	r3, [r2, #12]
 80002f6:	4770      	bx	lr
 80002f8:	e000ed00 	.word	0xe000ed00

080002fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002fc:	4b17      	ldr	r3, [pc, #92]	; (800035c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002fe:	b530      	push	{r4, r5, lr}
 8000300:	68dc      	ldr	r4, [r3, #12]
 8000302:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000306:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800030a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800030c:	2b04      	cmp	r3, #4
 800030e:	bf28      	it	cs
 8000310:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000312:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000314:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000318:	bf98      	it	ls
 800031a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800031c:	fa05 f303 	lsl.w	r3, r5, r3
 8000320:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000324:	bf88      	it	hi
 8000326:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000328:	4019      	ands	r1, r3
 800032a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800032c:	fa05 f404 	lsl.w	r4, r5, r4
 8000330:	3c01      	subs	r4, #1
 8000332:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000334:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000336:	ea42 0201 	orr.w	r2, r2, r1
 800033a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800033e:	bfaf      	iteee	ge
 8000340:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000344:	4b06      	ldrlt	r3, [pc, #24]	; (8000360 <HAL_NVIC_SetPriority+0x64>)
 8000346:	f000 000f 	andlt.w	r0, r0, #15
 800034a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800034c:	bfa5      	ittet	ge
 800034e:	b2d2      	uxtbge	r2, r2
 8000350:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000354:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000356:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800035a:	bd30      	pop	{r4, r5, pc}
 800035c:	e000ed00 	.word	0xe000ed00
 8000360:	e000ed14 	.word	0xe000ed14

08000364 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000364:	3801      	subs	r0, #1
 8000366:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800036a:	d20a      	bcs.n	8000382 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800036c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800036e:	4b06      	ldr	r3, [pc, #24]	; (8000388 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000370:	4a06      	ldr	r2, [pc, #24]	; (800038c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000372:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000374:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000378:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800037c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000382:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	e000e010 	.word	0xe000e010
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000394:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000396:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000398:	4f6c      	ldr	r7, [pc, #432]	; (800054c <HAL_GPIO_Init+0x1bc>)
 800039a:	4b6d      	ldr	r3, [pc, #436]	; (8000550 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800039c:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000558 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80003a0:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 800055c <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 80003a4:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003a8:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80003aa:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003ae:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80003b2:	45a0      	cmp	r8, r4
 80003b4:	f040 8085 	bne.w	80004c2 <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 80003b8:	684d      	ldr	r5, [r1, #4]
 80003ba:	2d12      	cmp	r5, #18
 80003bc:	f000 80b7 	beq.w	800052e <HAL_GPIO_Init+0x19e>
 80003c0:	f200 808d 	bhi.w	80004de <HAL_GPIO_Init+0x14e>
 80003c4:	2d02      	cmp	r5, #2
 80003c6:	f000 80af 	beq.w	8000528 <HAL_GPIO_Init+0x198>
 80003ca:	f200 8081 	bhi.w	80004d0 <HAL_GPIO_Init+0x140>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 8091 	beq.w	80004f6 <HAL_GPIO_Init+0x166>
 80003d4:	2d01      	cmp	r5, #1
 80003d6:	f000 80a5 	beq.w	8000524 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003da:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003de:	2cff      	cmp	r4, #255	; 0xff
 80003e0:	bf93      	iteet	ls
 80003e2:	4682      	movls	sl, r0
 80003e4:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80003e8:	3d08      	subhi	r5, #8
 80003ea:	f8d0 b000 	ldrls.w	fp, [r0]
 80003ee:	bf92      	itee	ls
 80003f0:	00b5      	lslls	r5, r6, #2
 80003f2:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80003f6:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003f8:	fa09 f805 	lsl.w	r8, r9, r5
 80003fc:	ea2b 0808 	bic.w	r8, fp, r8
 8000400:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000404:	bf88      	it	hi
 8000406:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800040a:	ea48 0505 	orr.w	r5, r8, r5
 800040e:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000412:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000416:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800041a:	d052      	beq.n	80004c2 <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800041c:	69bd      	ldr	r5, [r7, #24]
 800041e:	f026 0803 	bic.w	r8, r6, #3
 8000422:	f045 0501 	orr.w	r5, r5, #1
 8000426:	61bd      	str	r5, [r7, #24]
 8000428:	69bd      	ldr	r5, [r7, #24]
 800042a:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800042e:	f005 0501 	and.w	r5, r5, #1
 8000432:	9501      	str	r5, [sp, #4]
 8000434:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000438:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800043c:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800043e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000442:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000446:	fa09 f90b 	lsl.w	r9, r9, fp
 800044a:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800044e:	4d41      	ldr	r5, [pc, #260]	; (8000554 <HAL_GPIO_Init+0x1c4>)
 8000450:	42a8      	cmp	r0, r5
 8000452:	d071      	beq.n	8000538 <HAL_GPIO_Init+0x1a8>
 8000454:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000458:	42a8      	cmp	r0, r5
 800045a:	d06f      	beq.n	800053c <HAL_GPIO_Init+0x1ac>
 800045c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000460:	42a8      	cmp	r0, r5
 8000462:	d06d      	beq.n	8000540 <HAL_GPIO_Init+0x1b0>
 8000464:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000468:	42a8      	cmp	r0, r5
 800046a:	d06b      	beq.n	8000544 <HAL_GPIO_Init+0x1b4>
 800046c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000470:	42a8      	cmp	r0, r5
 8000472:	d069      	beq.n	8000548 <HAL_GPIO_Init+0x1b8>
 8000474:	4570      	cmp	r0, lr
 8000476:	bf0c      	ite	eq
 8000478:	2505      	moveq	r5, #5
 800047a:	2506      	movne	r5, #6
 800047c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000480:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000484:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000488:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800048a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800048e:	bf14      	ite	ne
 8000490:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000492:	43a5      	biceq	r5, r4
 8000494:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000496:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000498:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800049c:	bf14      	ite	ne
 800049e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80004a0:	43a5      	biceq	r5, r4
 80004a2:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80004a4:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004a6:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80004aa:	bf14      	ite	ne
 80004ac:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80004ae:	43a5      	biceq	r5, r4
 80004b0:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80004b2:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004b4:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80004b8:	bf14      	ite	ne
 80004ba:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80004bc:	ea25 0404 	biceq.w	r4, r5, r4
 80004c0:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80004c2:	3601      	adds	r6, #1
 80004c4:	2e10      	cmp	r6, #16
 80004c6:	f47f af6d 	bne.w	80003a4 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 80004ca:	b003      	add	sp, #12
 80004cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80004d0:	2d03      	cmp	r5, #3
 80004d2:	d025      	beq.n	8000520 <HAL_GPIO_Init+0x190>
 80004d4:	2d11      	cmp	r5, #17
 80004d6:	d180      	bne.n	80003da <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004d8:	68ca      	ldr	r2, [r1, #12]
 80004da:	3204      	adds	r2, #4
          break;
 80004dc:	e77d      	b.n	80003da <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80004de:	4565      	cmp	r5, ip
 80004e0:	d009      	beq.n	80004f6 <HAL_GPIO_Init+0x166>
 80004e2:	d812      	bhi.n	800050a <HAL_GPIO_Init+0x17a>
 80004e4:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000560 <HAL_GPIO_Init+0x1d0>
 80004e8:	454d      	cmp	r5, r9
 80004ea:	d004      	beq.n	80004f6 <HAL_GPIO_Init+0x166>
 80004ec:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80004f0:	454d      	cmp	r5, r9
 80004f2:	f47f af72 	bne.w	80003da <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004f6:	688a      	ldr	r2, [r1, #8]
 80004f8:	b1e2      	cbz	r2, 8000534 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004fa:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80004fc:	bf0c      	ite	eq
 80004fe:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000502:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000506:	2208      	movs	r2, #8
 8000508:	e767      	b.n	80003da <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 800050a:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000564 <HAL_GPIO_Init+0x1d4>
 800050e:	454d      	cmp	r5, r9
 8000510:	d0f1      	beq.n	80004f6 <HAL_GPIO_Init+0x166>
 8000512:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000516:	454d      	cmp	r5, r9
 8000518:	d0ed      	beq.n	80004f6 <HAL_GPIO_Init+0x166>
 800051a:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 800051e:	e7e7      	b.n	80004f0 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000520:	2200      	movs	r2, #0
 8000522:	e75a      	b.n	80003da <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000524:	68ca      	ldr	r2, [r1, #12]
          break;
 8000526:	e758      	b.n	80003da <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000528:	68ca      	ldr	r2, [r1, #12]
 800052a:	3208      	adds	r2, #8
          break;
 800052c:	e755      	b.n	80003da <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800052e:	68ca      	ldr	r2, [r1, #12]
 8000530:	320c      	adds	r2, #12
          break;
 8000532:	e752      	b.n	80003da <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000534:	2204      	movs	r2, #4
 8000536:	e750      	b.n	80003da <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000538:	2500      	movs	r5, #0
 800053a:	e79f      	b.n	800047c <HAL_GPIO_Init+0xec>
 800053c:	2501      	movs	r5, #1
 800053e:	e79d      	b.n	800047c <HAL_GPIO_Init+0xec>
 8000540:	2502      	movs	r5, #2
 8000542:	e79b      	b.n	800047c <HAL_GPIO_Init+0xec>
 8000544:	2503      	movs	r5, #3
 8000546:	e799      	b.n	800047c <HAL_GPIO_Init+0xec>
 8000548:	2504      	movs	r5, #4
 800054a:	e797      	b.n	800047c <HAL_GPIO_Init+0xec>
 800054c:	40021000 	.word	0x40021000
 8000550:	40010400 	.word	0x40010400
 8000554:	40010800 	.word	0x40010800
 8000558:	40011c00 	.word	0x40011c00
 800055c:	10210000 	.word	0x10210000
 8000560:	10110000 	.word	0x10110000
 8000564:	10310000 	.word	0x10310000

08000568 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000568:	6883      	ldr	r3, [r0, #8]
 800056a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800056c:	bf14      	ite	ne
 800056e:	2001      	movne	r0, #1
 8000570:	2000      	moveq	r0, #0
 8000572:	4770      	bx	lr

08000574 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000574:	b10a      	cbz	r2, 800057a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000576:	6101      	str	r1, [r0, #16]
 8000578:	4770      	bx	lr
 800057a:	0409      	lsls	r1, r1, #16
 800057c:	e7fb      	b.n	8000576 <HAL_GPIO_WritePin+0x2>

0800057e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800057e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000580:	4604      	mov	r4, r0
 8000582:	b1d8      	cbz	r0, 80005bc <HAL_IWDG_Init+0x3e>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8000584:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000588:	6803      	ldr	r3, [r0, #0]
 800058a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800058c:	f245 5255 	movw	r2, #21845	; 0x5555
 8000590:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000592:	6842      	ldr	r2, [r0, #4]
 8000594:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000596:	6882      	ldr	r2, [r0, #8]
 8000598:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800059a:	f7ff fe85 	bl	80002a8 <HAL_GetTick>
 800059e:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 80005a0:	6823      	ldr	r3, [r4, #0]
 80005a2:	68d8      	ldr	r0, [r3, #12]
 80005a4:	b918      	cbnz	r0, 80005ae <HAL_IWDG_Init+0x30>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80005a6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80005aa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80005ac:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80005ae:	f7ff fe7b 	bl	80002a8 <HAL_GetTick>
 80005b2:	1b40      	subs	r0, r0, r5
 80005b4:	2830      	cmp	r0, #48	; 0x30
 80005b6:	d9f3      	bls.n	80005a0 <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 80005b8:	2003      	movs	r0, #3
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005bc:	2001      	movs	r0, #1
 80005be:	bd38      	pop	{r3, r4, r5, pc}

080005c0 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80005c0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80005c4:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 80005c6:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	4770      	bx	lr

080005cc <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80005cc:	6803      	ldr	r3, [r0, #0]
{
 80005ce:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80005d2:	07db      	lsls	r3, r3, #31
{
 80005d4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80005d6:	d410      	bmi.n	80005fa <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80005d8:	682b      	ldr	r3, [r5, #0]
 80005da:	079f      	lsls	r7, r3, #30
 80005dc:	d45e      	bmi.n	800069c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80005de:	682b      	ldr	r3, [r5, #0]
 80005e0:	0719      	lsls	r1, r3, #28
 80005e2:	f100 8095 	bmi.w	8000710 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80005e6:	682b      	ldr	r3, [r5, #0]
 80005e8:	075a      	lsls	r2, r3, #29
 80005ea:	f100 80bf 	bmi.w	800076c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80005ee:	69ea      	ldr	r2, [r5, #28]
 80005f0:	2a00      	cmp	r2, #0
 80005f2:	f040 812d 	bne.w	8000850 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80005f6:	2000      	movs	r0, #0
 80005f8:	e014      	b.n	8000624 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005fa:	4c90      	ldr	r4, [pc, #576]	; (800083c <HAL_RCC_OscConfig+0x270>)
 80005fc:	6863      	ldr	r3, [r4, #4]
 80005fe:	f003 030c 	and.w	r3, r3, #12
 8000602:	2b04      	cmp	r3, #4
 8000604:	d007      	beq.n	8000616 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000606:	6863      	ldr	r3, [r4, #4]
 8000608:	f003 030c 	and.w	r3, r3, #12
 800060c:	2b08      	cmp	r3, #8
 800060e:	d10c      	bne.n	800062a <HAL_RCC_OscConfig+0x5e>
 8000610:	6863      	ldr	r3, [r4, #4]
 8000612:	03de      	lsls	r6, r3, #15
 8000614:	d509      	bpl.n	800062a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000616:	6823      	ldr	r3, [r4, #0]
 8000618:	039c      	lsls	r4, r3, #14
 800061a:	d5dd      	bpl.n	80005d8 <HAL_RCC_OscConfig+0xc>
 800061c:	686b      	ldr	r3, [r5, #4]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1da      	bne.n	80005d8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000622:	2001      	movs	r0, #1
}
 8000624:	b002      	add	sp, #8
 8000626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800062a:	686b      	ldr	r3, [r5, #4]
 800062c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000630:	d110      	bne.n	8000654 <HAL_RCC_OscConfig+0x88>
 8000632:	6823      	ldr	r3, [r4, #0]
 8000634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000638:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800063a:	f7ff fe35 	bl	80002a8 <HAL_GetTick>
 800063e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000640:	6823      	ldr	r3, [r4, #0]
 8000642:	0398      	lsls	r0, r3, #14
 8000644:	d4c8      	bmi.n	80005d8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000646:	f7ff fe2f 	bl	80002a8 <HAL_GetTick>
 800064a:	1b80      	subs	r0, r0, r6
 800064c:	2864      	cmp	r0, #100	; 0x64
 800064e:	d9f7      	bls.n	8000640 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000650:	2003      	movs	r0, #3
 8000652:	e7e7      	b.n	8000624 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000654:	b99b      	cbnz	r3, 800067e <HAL_RCC_OscConfig+0xb2>
 8000656:	6823      	ldr	r3, [r4, #0]
 8000658:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800065c:	6023      	str	r3, [r4, #0]
 800065e:	6823      	ldr	r3, [r4, #0]
 8000660:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000664:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000666:	f7ff fe1f 	bl	80002a8 <HAL_GetTick>
 800066a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800066c:	6823      	ldr	r3, [r4, #0]
 800066e:	0399      	lsls	r1, r3, #14
 8000670:	d5b2      	bpl.n	80005d8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000672:	f7ff fe19 	bl	80002a8 <HAL_GetTick>
 8000676:	1b80      	subs	r0, r0, r6
 8000678:	2864      	cmp	r0, #100	; 0x64
 800067a:	d9f7      	bls.n	800066c <HAL_RCC_OscConfig+0xa0>
 800067c:	e7e8      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800067e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000682:	6823      	ldr	r3, [r4, #0]
 8000684:	d103      	bne.n	800068e <HAL_RCC_OscConfig+0xc2>
 8000686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800068a:	6023      	str	r3, [r4, #0]
 800068c:	e7d1      	b.n	8000632 <HAL_RCC_OscConfig+0x66>
 800068e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000692:	6023      	str	r3, [r4, #0]
 8000694:	6823      	ldr	r3, [r4, #0]
 8000696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069a:	e7cd      	b.n	8000638 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800069c:	4c67      	ldr	r4, [pc, #412]	; (800083c <HAL_RCC_OscConfig+0x270>)
 800069e:	6863      	ldr	r3, [r4, #4]
 80006a0:	f013 0f0c 	tst.w	r3, #12
 80006a4:	d007      	beq.n	80006b6 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80006a6:	6863      	ldr	r3, [r4, #4]
 80006a8:	f003 030c 	and.w	r3, r3, #12
 80006ac:	2b08      	cmp	r3, #8
 80006ae:	d110      	bne.n	80006d2 <HAL_RCC_OscConfig+0x106>
 80006b0:	6863      	ldr	r3, [r4, #4]
 80006b2:	03da      	lsls	r2, r3, #15
 80006b4:	d40d      	bmi.n	80006d2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006b6:	6823      	ldr	r3, [r4, #0]
 80006b8:	079b      	lsls	r3, r3, #30
 80006ba:	d502      	bpl.n	80006c2 <HAL_RCC_OscConfig+0xf6>
 80006bc:	692b      	ldr	r3, [r5, #16]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d1af      	bne.n	8000622 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006c2:	6823      	ldr	r3, [r4, #0]
 80006c4:	696a      	ldr	r2, [r5, #20]
 80006c6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80006ca:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80006ce:	6023      	str	r3, [r4, #0]
 80006d0:	e785      	b.n	80005de <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80006d2:	692a      	ldr	r2, [r5, #16]
 80006d4:	4b5a      	ldr	r3, [pc, #360]	; (8000840 <HAL_RCC_OscConfig+0x274>)
 80006d6:	b16a      	cbz	r2, 80006f4 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80006d8:	2201      	movs	r2, #1
 80006da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80006dc:	f7ff fde4 	bl	80002a8 <HAL_GetTick>
 80006e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006e2:	6823      	ldr	r3, [r4, #0]
 80006e4:	079f      	lsls	r7, r3, #30
 80006e6:	d4ec      	bmi.n	80006c2 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006e8:	f7ff fdde 	bl	80002a8 <HAL_GetTick>
 80006ec:	1b80      	subs	r0, r0, r6
 80006ee:	2802      	cmp	r0, #2
 80006f0:	d9f7      	bls.n	80006e2 <HAL_RCC_OscConfig+0x116>
 80006f2:	e7ad      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80006f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80006f6:	f7ff fdd7 	bl	80002a8 <HAL_GetTick>
 80006fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006fc:	6823      	ldr	r3, [r4, #0]
 80006fe:	0798      	lsls	r0, r3, #30
 8000700:	f57f af6d 	bpl.w	80005de <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000704:	f7ff fdd0 	bl	80002a8 <HAL_GetTick>
 8000708:	1b80      	subs	r0, r0, r6
 800070a:	2802      	cmp	r0, #2
 800070c:	d9f6      	bls.n	80006fc <HAL_RCC_OscConfig+0x130>
 800070e:	e79f      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000710:	69aa      	ldr	r2, [r5, #24]
 8000712:	4c4a      	ldr	r4, [pc, #296]	; (800083c <HAL_RCC_OscConfig+0x270>)
 8000714:	4b4b      	ldr	r3, [pc, #300]	; (8000844 <HAL_RCC_OscConfig+0x278>)
 8000716:	b1da      	cbz	r2, 8000750 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000718:	2201      	movs	r2, #1
 800071a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800071c:	f7ff fdc4 	bl	80002a8 <HAL_GetTick>
 8000720:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000722:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000724:	079b      	lsls	r3, r3, #30
 8000726:	d50d      	bpl.n	8000744 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000728:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800072c:	4b46      	ldr	r3, [pc, #280]	; (8000848 <HAL_RCC_OscConfig+0x27c>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	fbb3 f3f2 	udiv	r3, r3, r2
 8000734:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000736:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000738:	9b01      	ldr	r3, [sp, #4]
 800073a:	1e5a      	subs	r2, r3, #1
 800073c:	9201      	str	r2, [sp, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d1f9      	bne.n	8000736 <HAL_RCC_OscConfig+0x16a>
 8000742:	e750      	b.n	80005e6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000744:	f7ff fdb0 	bl	80002a8 <HAL_GetTick>
 8000748:	1b80      	subs	r0, r0, r6
 800074a:	2802      	cmp	r0, #2
 800074c:	d9e9      	bls.n	8000722 <HAL_RCC_OscConfig+0x156>
 800074e:	e77f      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000750:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000752:	f7ff fda9 	bl	80002a8 <HAL_GetTick>
 8000756:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000758:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800075a:	079f      	lsls	r7, r3, #30
 800075c:	f57f af43 	bpl.w	80005e6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000760:	f7ff fda2 	bl	80002a8 <HAL_GetTick>
 8000764:	1b80      	subs	r0, r0, r6
 8000766:	2802      	cmp	r0, #2
 8000768:	d9f6      	bls.n	8000758 <HAL_RCC_OscConfig+0x18c>
 800076a:	e771      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800076c:	4c33      	ldr	r4, [pc, #204]	; (800083c <HAL_RCC_OscConfig+0x270>)
 800076e:	69e3      	ldr	r3, [r4, #28]
 8000770:	00d8      	lsls	r0, r3, #3
 8000772:	d424      	bmi.n	80007be <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000774:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000776:	69e3      	ldr	r3, [r4, #28]
 8000778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800077c:	61e3      	str	r3, [r4, #28]
 800077e:	69e3      	ldr	r3, [r4, #28]
 8000780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000788:	4e30      	ldr	r6, [pc, #192]	; (800084c <HAL_RCC_OscConfig+0x280>)
 800078a:	6833      	ldr	r3, [r6, #0]
 800078c:	05d9      	lsls	r1, r3, #23
 800078e:	d518      	bpl.n	80007c2 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000790:	68eb      	ldr	r3, [r5, #12]
 8000792:	2b01      	cmp	r3, #1
 8000794:	d126      	bne.n	80007e4 <HAL_RCC_OscConfig+0x218>
 8000796:	6a23      	ldr	r3, [r4, #32]
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800079e:	f7ff fd83 	bl	80002a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007a2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80007a6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007a8:	6a23      	ldr	r3, [r4, #32]
 80007aa:	079b      	lsls	r3, r3, #30
 80007ac:	d53f      	bpl.n	800082e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80007ae:	2f00      	cmp	r7, #0
 80007b0:	f43f af1d 	beq.w	80005ee <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007b4:	69e3      	ldr	r3, [r4, #28]
 80007b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80007ba:	61e3      	str	r3, [r4, #28]
 80007bc:	e717      	b.n	80005ee <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80007be:	2700      	movs	r7, #0
 80007c0:	e7e2      	b.n	8000788 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80007c2:	6833      	ldr	r3, [r6, #0]
 80007c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80007ca:	f7ff fd6d 	bl	80002a8 <HAL_GetTick>
 80007ce:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007d0:	6833      	ldr	r3, [r6, #0]
 80007d2:	05da      	lsls	r2, r3, #23
 80007d4:	d4dc      	bmi.n	8000790 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80007d6:	f7ff fd67 	bl	80002a8 <HAL_GetTick>
 80007da:	eba0 0008 	sub.w	r0, r0, r8
 80007de:	2864      	cmp	r0, #100	; 0x64
 80007e0:	d9f6      	bls.n	80007d0 <HAL_RCC_OscConfig+0x204>
 80007e2:	e735      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007e4:	b9ab      	cbnz	r3, 8000812 <HAL_RCC_OscConfig+0x246>
 80007e6:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007e8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007ec:	f023 0301 	bic.w	r3, r3, #1
 80007f0:	6223      	str	r3, [r4, #32]
 80007f2:	6a23      	ldr	r3, [r4, #32]
 80007f4:	f023 0304 	bic.w	r3, r3, #4
 80007f8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80007fa:	f7ff fd55 	bl	80002a8 <HAL_GetTick>
 80007fe:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000800:	6a23      	ldr	r3, [r4, #32]
 8000802:	0798      	lsls	r0, r3, #30
 8000804:	d5d3      	bpl.n	80007ae <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000806:	f7ff fd4f 	bl	80002a8 <HAL_GetTick>
 800080a:	1b80      	subs	r0, r0, r6
 800080c:	4540      	cmp	r0, r8
 800080e:	d9f7      	bls.n	8000800 <HAL_RCC_OscConfig+0x234>
 8000810:	e71e      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000812:	2b05      	cmp	r3, #5
 8000814:	6a23      	ldr	r3, [r4, #32]
 8000816:	d103      	bne.n	8000820 <HAL_RCC_OscConfig+0x254>
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6223      	str	r3, [r4, #32]
 800081e:	e7ba      	b.n	8000796 <HAL_RCC_OscConfig+0x1ca>
 8000820:	f023 0301 	bic.w	r3, r3, #1
 8000824:	6223      	str	r3, [r4, #32]
 8000826:	6a23      	ldr	r3, [r4, #32]
 8000828:	f023 0304 	bic.w	r3, r3, #4
 800082c:	e7b6      	b.n	800079c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800082e:	f7ff fd3b 	bl	80002a8 <HAL_GetTick>
 8000832:	eba0 0008 	sub.w	r0, r0, r8
 8000836:	42b0      	cmp	r0, r6
 8000838:	d9b6      	bls.n	80007a8 <HAL_RCC_OscConfig+0x1dc>
 800083a:	e709      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
 800083c:	40021000 	.word	0x40021000
 8000840:	42420000 	.word	0x42420000
 8000844:	42420480 	.word	0x42420480
 8000848:	2000000c 	.word	0x2000000c
 800084c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000850:	4c22      	ldr	r4, [pc, #136]	; (80008dc <HAL_RCC_OscConfig+0x310>)
 8000852:	6863      	ldr	r3, [r4, #4]
 8000854:	f003 030c 	and.w	r3, r3, #12
 8000858:	2b08      	cmp	r3, #8
 800085a:	f43f aee2 	beq.w	8000622 <HAL_RCC_OscConfig+0x56>
 800085e:	2300      	movs	r3, #0
 8000860:	4e1f      	ldr	r6, [pc, #124]	; (80008e0 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000862:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000864:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000866:	d12b      	bne.n	80008c0 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000868:	f7ff fd1e 	bl	80002a8 <HAL_GetTick>
 800086c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	0199      	lsls	r1, r3, #6
 8000872:	d41f      	bmi.n	80008b4 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000874:	6a2b      	ldr	r3, [r5, #32]
 8000876:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800087a:	d105      	bne.n	8000888 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800087c:	6862      	ldr	r2, [r4, #4]
 800087e:	68a9      	ldr	r1, [r5, #8]
 8000880:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000884:	430a      	orrs	r2, r1
 8000886:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000888:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800088a:	6862      	ldr	r2, [r4, #4]
 800088c:	430b      	orrs	r3, r1
 800088e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000892:	4313      	orrs	r3, r2
 8000894:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000896:	2301      	movs	r3, #1
 8000898:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800089a:	f7ff fd05 	bl	80002a8 <HAL_GetTick>
 800089e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008a0:	6823      	ldr	r3, [r4, #0]
 80008a2:	019a      	lsls	r2, r3, #6
 80008a4:	f53f aea7 	bmi.w	80005f6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008a8:	f7ff fcfe 	bl	80002a8 <HAL_GetTick>
 80008ac:	1b40      	subs	r0, r0, r5
 80008ae:	2802      	cmp	r0, #2
 80008b0:	d9f6      	bls.n	80008a0 <HAL_RCC_OscConfig+0x2d4>
 80008b2:	e6cd      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008b4:	f7ff fcf8 	bl	80002a8 <HAL_GetTick>
 80008b8:	1bc0      	subs	r0, r0, r7
 80008ba:	2802      	cmp	r0, #2
 80008bc:	d9d7      	bls.n	800086e <HAL_RCC_OscConfig+0x2a2>
 80008be:	e6c7      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80008c0:	f7ff fcf2 	bl	80002a8 <HAL_GetTick>
 80008c4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008c6:	6823      	ldr	r3, [r4, #0]
 80008c8:	019b      	lsls	r3, r3, #6
 80008ca:	f57f ae94 	bpl.w	80005f6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008ce:	f7ff fceb 	bl	80002a8 <HAL_GetTick>
 80008d2:	1b40      	subs	r0, r0, r5
 80008d4:	2802      	cmp	r0, #2
 80008d6:	d9f6      	bls.n	80008c6 <HAL_RCC_OscConfig+0x2fa>
 80008d8:	e6ba      	b.n	8000650 <HAL_RCC_OscConfig+0x84>
 80008da:	bf00      	nop
 80008dc:	40021000 	.word	0x40021000
 80008e0:	42420060 	.word	0x42420060

080008e4 <HAL_RCC_GetSysClockFreq>:
{
 80008e4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80008e6:	4b19      	ldr	r3, [pc, #100]	; (800094c <HAL_RCC_GetSysClockFreq+0x68>)
{
 80008e8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80008ea:	ac02      	add	r4, sp, #8
 80008ec:	f103 0510 	add.w	r5, r3, #16
 80008f0:	4622      	mov	r2, r4
 80008f2:	6818      	ldr	r0, [r3, #0]
 80008f4:	6859      	ldr	r1, [r3, #4]
 80008f6:	3308      	adds	r3, #8
 80008f8:	c203      	stmia	r2!, {r0, r1}
 80008fa:	42ab      	cmp	r3, r5
 80008fc:	4614      	mov	r4, r2
 80008fe:	d1f7      	bne.n	80008f0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000900:	2301      	movs	r3, #1
 8000902:	f88d 3004 	strb.w	r3, [sp, #4]
 8000906:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000908:	4911      	ldr	r1, [pc, #68]	; (8000950 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800090a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800090e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000910:	f003 020c 	and.w	r2, r3, #12
 8000914:	2a08      	cmp	r2, #8
 8000916:	d117      	bne.n	8000948 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000918:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800091c:	a806      	add	r0, sp, #24
 800091e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000920:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000922:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000926:	d50c      	bpl.n	8000942 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000928:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800092a:	480a      	ldr	r0, [pc, #40]	; (8000954 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800092c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000930:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000932:	aa06      	add	r2, sp, #24
 8000934:	4413      	add	r3, r2
 8000936:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800093a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800093e:	b007      	add	sp, #28
 8000940:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000942:	4805      	ldr	r0, [pc, #20]	; (8000958 <HAL_RCC_GetSysClockFreq+0x74>)
 8000944:	4350      	muls	r0, r2
 8000946:	e7fa      	b.n	800093e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000948:	4802      	ldr	r0, [pc, #8]	; (8000954 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800094a:	e7f8      	b.n	800093e <HAL_RCC_GetSysClockFreq+0x5a>
 800094c:	08000db4 	.word	0x08000db4
 8000950:	40021000 	.word	0x40021000
 8000954:	007a1200 	.word	0x007a1200
 8000958:	003d0900 	.word	0x003d0900

0800095c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800095c:	4a54      	ldr	r2, [pc, #336]	; (8000ab0 <HAL_RCC_ClockConfig+0x154>)
{
 800095e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000962:	6813      	ldr	r3, [r2, #0]
{
 8000964:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000966:	f003 0307 	and.w	r3, r3, #7
 800096a:	428b      	cmp	r3, r1
{
 800096c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800096e:	d32a      	bcc.n	80009c6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000970:	6829      	ldr	r1, [r5, #0]
 8000972:	078c      	lsls	r4, r1, #30
 8000974:	d434      	bmi.n	80009e0 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000976:	07ca      	lsls	r2, r1, #31
 8000978:	d447      	bmi.n	8000a0a <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800097a:	4a4d      	ldr	r2, [pc, #308]	; (8000ab0 <HAL_RCC_ClockConfig+0x154>)
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	429e      	cmp	r6, r3
 8000984:	f0c0 8082 	bcc.w	8000a8c <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000988:	682a      	ldr	r2, [r5, #0]
 800098a:	4c4a      	ldr	r4, [pc, #296]	; (8000ab4 <HAL_RCC_ClockConfig+0x158>)
 800098c:	f012 0f04 	tst.w	r2, #4
 8000990:	f040 8087 	bne.w	8000aa2 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000994:	0713      	lsls	r3, r2, #28
 8000996:	d506      	bpl.n	80009a6 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000998:	6863      	ldr	r3, [r4, #4]
 800099a:	692a      	ldr	r2, [r5, #16]
 800099c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80009a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80009a4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80009a6:	f7ff ff9d 	bl	80008e4 <HAL_RCC_GetSysClockFreq>
 80009aa:	6863      	ldr	r3, [r4, #4]
 80009ac:	4a42      	ldr	r2, [pc, #264]	; (8000ab8 <HAL_RCC_ClockConfig+0x15c>)
 80009ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80009b2:	5cd3      	ldrb	r3, [r2, r3]
 80009b4:	40d8      	lsrs	r0, r3
 80009b6:	4b41      	ldr	r3, [pc, #260]	; (8000abc <HAL_RCC_ClockConfig+0x160>)
 80009b8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009ba:	2000      	movs	r0, #0
 80009bc:	f7ff fc32 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 80009c0:	2000      	movs	r0, #0
}
 80009c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009c6:	6813      	ldr	r3, [r2, #0]
 80009c8:	f023 0307 	bic.w	r3, r3, #7
 80009cc:	430b      	orrs	r3, r1
 80009ce:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009d0:	6813      	ldr	r3, [r2, #0]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	4299      	cmp	r1, r3
 80009d8:	d0ca      	beq.n	8000970 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80009da:	2001      	movs	r0, #1
 80009dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009e0:	4b34      	ldr	r3, [pc, #208]	; (8000ab4 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009e2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80009e6:	bf1e      	ittt	ne
 80009e8:	685a      	ldrne	r2, [r3, #4]
 80009ea:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80009ee:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80009f0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80009f2:	bf42      	ittt	mi
 80009f4:	685a      	ldrmi	r2, [r3, #4]
 80009f6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80009fa:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009fc:	685a      	ldr	r2, [r3, #4]
 80009fe:	68a8      	ldr	r0, [r5, #8]
 8000a00:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000a04:	4302      	orrs	r2, r0
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	e7b5      	b.n	8000976 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a0a:	686a      	ldr	r2, [r5, #4]
 8000a0c:	4c29      	ldr	r4, [pc, #164]	; (8000ab4 <HAL_RCC_ClockConfig+0x158>)
 8000a0e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a10:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a12:	d11c      	bne.n	8000a4e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a14:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a18:	d0df      	beq.n	80009da <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a1a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a1c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a20:	f023 0303 	bic.w	r3, r3, #3
 8000a24:	4313      	orrs	r3, r2
 8000a26:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000a28:	f7ff fc3e 	bl	80002a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a2c:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000a2e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d114      	bne.n	8000a5e <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a34:	6863      	ldr	r3, [r4, #4]
 8000a36:	f003 030c 	and.w	r3, r3, #12
 8000a3a:	2b04      	cmp	r3, #4
 8000a3c:	d09d      	beq.n	800097a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a3e:	f7ff fc33 	bl	80002a8 <HAL_GetTick>
 8000a42:	1bc0      	subs	r0, r0, r7
 8000a44:	4540      	cmp	r0, r8
 8000a46:	d9f5      	bls.n	8000a34 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000a48:	2003      	movs	r0, #3
 8000a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a4e:	2a02      	cmp	r2, #2
 8000a50:	d102      	bne.n	8000a58 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000a56:	e7df      	b.n	8000a18 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a58:	f013 0f02 	tst.w	r3, #2
 8000a5c:	e7dc      	b.n	8000a18 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d10f      	bne.n	8000a82 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a62:	6863      	ldr	r3, [r4, #4]
 8000a64:	f003 030c 	and.w	r3, r3, #12
 8000a68:	2b08      	cmp	r3, #8
 8000a6a:	d086      	beq.n	800097a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a6c:	f7ff fc1c 	bl	80002a8 <HAL_GetTick>
 8000a70:	1bc0      	subs	r0, r0, r7
 8000a72:	4540      	cmp	r0, r8
 8000a74:	d9f5      	bls.n	8000a62 <HAL_RCC_ClockConfig+0x106>
 8000a76:	e7e7      	b.n	8000a48 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a78:	f7ff fc16 	bl	80002a8 <HAL_GetTick>
 8000a7c:	1bc0      	subs	r0, r0, r7
 8000a7e:	4540      	cmp	r0, r8
 8000a80:	d8e2      	bhi.n	8000a48 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a82:	6863      	ldr	r3, [r4, #4]
 8000a84:	f013 0f0c 	tst.w	r3, #12
 8000a88:	d1f6      	bne.n	8000a78 <HAL_RCC_ClockConfig+0x11c>
 8000a8a:	e776      	b.n	800097a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a8c:	6813      	ldr	r3, [r2, #0]
 8000a8e:	f023 0307 	bic.w	r3, r3, #7
 8000a92:	4333      	orrs	r3, r6
 8000a94:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a96:	6813      	ldr	r3, [r2, #0]
 8000a98:	f003 0307 	and.w	r3, r3, #7
 8000a9c:	429e      	cmp	r6, r3
 8000a9e:	d19c      	bne.n	80009da <HAL_RCC_ClockConfig+0x7e>
 8000aa0:	e772      	b.n	8000988 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000aa2:	6863      	ldr	r3, [r4, #4]
 8000aa4:	68e9      	ldr	r1, [r5, #12]
 8000aa6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000aaa:	430b      	orrs	r3, r1
 8000aac:	6063      	str	r3, [r4, #4]
 8000aae:	e771      	b.n	8000994 <HAL_RCC_ClockConfig+0x38>
 8000ab0:	40022000 	.word	0x40022000
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	08000dc4 	.word	0x08000dc4
 8000abc:	2000000c 	.word	0x2000000c

08000ac0 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	2210      	movs	r2, #16
{
 8000ac2:	b570      	push	{r4, r5, r6, lr}
 8000ac4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	eb0d 0002 	add.w	r0, sp, r2
 8000aca:	2100      	movs	r1, #0
 8000acc:	f000 f95e 	bl	8000d8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad0:	4b1b      	ldr	r3, [pc, #108]	; (8000b40 <MX_GPIO_Init+0x80>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ad2:	4c1c      	ldr	r4, [pc, #112]	; (8000b44 <MX_GPIO_Init+0x84>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ad6:	4620      	mov	r0, r4
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000adc:	619a      	str	r2, [r3, #24]
 8000ade:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ae0:	2120      	movs	r1, #32
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ae2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000ae6:	9201      	str	r2, [sp, #4]
 8000ae8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aec:	2500      	movs	r5, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	f042 0204 	orr.w	r2, r2, #4
 8000af2:	619a      	str	r2, [r3, #24]
 8000af4:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af6:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af8:	f002 0204 	and.w	r2, r2, #4
 8000afc:	9202      	str	r2, [sp, #8]
 8000afe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b00:	699a      	ldr	r2, [r3, #24]
 8000b02:	f042 0208 	orr.w	r2, r2, #8
 8000b06:	619a      	str	r2, [r3, #24]
 8000b08:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0c:	f003 0308 	and.w	r3, r3, #8
 8000b10:	9303      	str	r3, [sp, #12]
 8000b12:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000b14:	f7ff fd2e 	bl	8000574 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = KEY0_Pin;
 8000b18:	2308      	movs	r3, #8
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 8000b1a:	a904      	add	r1, sp, #16
 8000b1c:	480a      	ldr	r0, [pc, #40]	; (8000b48 <MX_GPIO_Init+0x88>)
  GPIO_InitStruct.Pin = KEY0_Pin;
 8000b1e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b20:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b22:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 8000b24:	f7ff fc34 	bl	8000390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000b28:	2320      	movs	r3, #32
 8000b2a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b2c:	2303      	movs	r3, #3
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000b2e:	a904      	add	r1, sp, #16
 8000b30:	4620      	mov	r0, r4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b36:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000b38:	f7ff fc2a 	bl	8000390 <HAL_GPIO_Init>

}
 8000b3c:	b008      	add	sp, #32
 8000b3e:	bd70      	pop	{r4, r5, r6, pc}
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40010c00 	.word	0x40010c00
 8000b48:	40011800 	.word	0x40011800

08000b4c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000b4c:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
  hiwdg.Init.Reload = 4095;
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Instance = IWDG;
 8000b54:	4805      	ldr	r0, [pc, #20]	; (8000b6c <MX_IWDG_Init+0x20>)
  hiwdg.Init.Reload = 4095;
 8000b56:	4906      	ldr	r1, [pc, #24]	; (8000b70 <MX_IWDG_Init+0x24>)
 8000b58:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000b5c:	f7ff fd0f 	bl	800057e <HAL_IWDG_Init>
 8000b60:	b118      	cbz	r0, 8000b6a <MX_IWDG_Init+0x1e>
  {
    Error_Handler();
  }

}
 8000b62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000b66:	f000 b873 	b.w	8000c50 <Error_Handler>
 8000b6a:	bd08      	pop	{r3, pc}
 8000b6c:	20000030 	.word	0x20000030
 8000b70:	40003000 	.word	0x40003000

08000b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b74:	b510      	push	{r4, lr}
 8000b76:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b78:	2228      	movs	r2, #40	; 0x28
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	a806      	add	r0, sp, #24
 8000b7e:	f000 f905 	bl	8000d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b82:	2100      	movs	r1, #0
 8000b84:	2214      	movs	r2, #20
 8000b86:	a801      	add	r0, sp, #4
 8000b88:	f000 f900 	bl	8000d8c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b8c:	2309      	movs	r3, #9
 8000b8e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b94:	2201      	movs	r2, #1
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b96:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b98:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b9a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b9c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba2:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ba4:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ba6:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba8:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000baa:	f7ff fd0f 	bl	80005cc <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bae:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb6:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bb8:	4621      	mov	r1, r4
 8000bba:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bbc:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbe:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc0:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bc2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bc4:	f7ff feca 	bl	800095c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000bc8:	b010      	add	sp, #64	; 0x40
 8000bca:	bd10      	pop	{r4, pc}

08000bcc <KEY_Scan>:

/* USER CODE BEGIN 4 */
uint8_t KEY_Scan(uint8_t mode)
{
 8000bcc:	b510      	push	{r4, lr}
 8000bce:	4c10      	ldr	r4, [pc, #64]	; (8000c10 <KEY_Scan+0x44>)
	static uint8_t key_up = 1;
	if(mode) key_up = 1;
 8000bd0:	b108      	cbz	r0, 8000bd6 <KEY_Scan+0xa>
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	7023      	strb	r3, [r4, #0]
	if(key_up && HAL_GPIO_ReadPin(KEY0_GPIO_Port,KEY0_Pin))
 8000bd6:	7823      	ldrb	r3, [r4, #0]
 8000bd8:	b18b      	cbz	r3, 8000bfe <KEY_Scan+0x32>
 8000bda:	2108      	movs	r1, #8
 8000bdc:	480d      	ldr	r0, [pc, #52]	; (8000c14 <KEY_Scan+0x48>)
 8000bde:	f7ff fcc3 	bl	8000568 <HAL_GPIO_ReadPin>
 8000be2:	b160      	cbz	r0, 8000bfe <KEY_Scan+0x32>
	{
		HAL_Delay(10);
 8000be4:	200a      	movs	r0, #10
 8000be6:	f7ff fb65 	bl	80002b4 <HAL_Delay>
		key_up = 0;
 8000bea:	2300      	movs	r3, #0
		if(HAL_GPIO_ReadPin(KEY0_GPIO_Port,KEY0_Pin) == 0)
 8000bec:	2108      	movs	r1, #8
 8000bee:	4809      	ldr	r0, [pc, #36]	; (8000c14 <KEY_Scan+0x48>)
		key_up = 0;
 8000bf0:	7023      	strb	r3, [r4, #0]
		if(HAL_GPIO_ReadPin(KEY0_GPIO_Port,KEY0_Pin) == 0)
 8000bf2:	f7ff fcb9 	bl	8000568 <HAL_GPIO_ReadPin>
			return KEY0_PRES;
	}
	else if (HAL_GPIO_ReadPin(KEY0_GPIO_Port,KEY0_Pin) == 1)
		key_up = 1;
	return 0;
 8000bf6:	fab0 f080 	clz	r0, r0
 8000bfa:	0940      	lsrs	r0, r0, #5
 8000bfc:	bd10      	pop	{r4, pc}
	else if (HAL_GPIO_ReadPin(KEY0_GPIO_Port,KEY0_Pin) == 1)
 8000bfe:	2108      	movs	r1, #8
 8000c00:	4804      	ldr	r0, [pc, #16]	; (8000c14 <KEY_Scan+0x48>)
 8000c02:	f7ff fcb1 	bl	8000568 <HAL_GPIO_ReadPin>
 8000c06:	2801      	cmp	r0, #1
		key_up = 1;
 8000c08:	bf08      	it	eq
 8000c0a:	7020      	strbeq	r0, [r4, #0]
	return 0;
 8000c0c:	2000      	movs	r0, #0
}
 8000c0e:	bd10      	pop	{r4, pc}
 8000c10:	20000008 	.word	0x20000008
 8000c14:	40011800 	.word	0x40011800

08000c18 <main>:
{
 8000c18:	b508      	push	{r3, lr}
  HAL_Init();
 8000c1a:	f7ff fb27 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8000c1e:	f7ff ffa9 	bl	8000b74 <SystemClock_Config>
  MX_GPIO_Init();
 8000c22:	f7ff ff4d 	bl	8000ac0 <MX_GPIO_Init>
  HAL_Delay(500);
 8000c26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c2a:	f7ff fb43 	bl	80002b4 <HAL_Delay>
  MX_IWDG_Init();
 8000c2e:	f7ff ff8d 	bl	8000b4c <MX_IWDG_Init>
		  HAL_IWDG_Refresh(&hiwdg);
 8000c32:	4c06      	ldr	r4, [pc, #24]	; (8000c4c <main+0x34>)
	  if(KEY_Scan(0) == KEY0_PRES)
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff ffc9 	bl	8000bcc <KEY_Scan>
 8000c3a:	2801      	cmp	r0, #1
 8000c3c:	d102      	bne.n	8000c44 <main+0x2c>
		  HAL_IWDG_Refresh(&hiwdg);
 8000c3e:	4620      	mov	r0, r4
 8000c40:	f7ff fcbe 	bl	80005c0 <HAL_IWDG_Refresh>
	  HAL_Delay(10);
 8000c44:	200a      	movs	r0, #10
 8000c46:	f7ff fb35 	bl	80002b4 <HAL_Delay>
	  if(KEY_Scan(0) == KEY0_PRES)
 8000c4a:	e7f3      	b.n	8000c34 <main+0x1c>
 8000c4c:	20000030 	.word	0x20000030

08000c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c50:	4770      	bx	lr
	...

08000c54 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c54:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <HAL_MspInit+0x3c>)
{
 8000c56:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c58:	699a      	ldr	r2, [r3, #24]
 8000c5a:	f042 0201 	orr.w	r2, r2, #1
 8000c5e:	619a      	str	r2, [r3, #24]
 8000c60:	699a      	ldr	r2, [r3, #24]
 8000c62:	f002 0201 	and.w	r2, r2, #1
 8000c66:	9200      	str	r2, [sp, #0]
 8000c68:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	69da      	ldr	r2, [r3, #28]
 8000c6c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c70:	61da      	str	r2, [r3, #28]
 8000c72:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c7e:	6853      	ldr	r3, [r2, #4]
 8000c80:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	b002      	add	sp, #8
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000

08000c98 <NMI_Handler>:
 8000c98:	4770      	bx	lr

08000c9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c9a:	e7fe      	b.n	8000c9a <HardFault_Handler>

08000c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c9c:	e7fe      	b.n	8000c9c <MemManage_Handler>

08000c9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c9e:	e7fe      	b.n	8000c9e <BusFault_Handler>

08000ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca0:	e7fe      	b.n	8000ca0 <UsageFault_Handler>

08000ca2 <SVC_Handler>:
 8000ca2:	4770      	bx	lr

08000ca4 <DebugMon_Handler>:
 8000ca4:	4770      	bx	lr

08000ca6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca6:	4770      	bx	lr

08000ca8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca8:	f7ff baf2 	b.w	8000290 <HAL_IncTick>

08000cac <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <SystemInit+0x40>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	f042 0201 	orr.w	r2, r2, #1
 8000cb4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000cb6:	6859      	ldr	r1, [r3, #4]
 8000cb8:	4a0d      	ldr	r2, [pc, #52]	; (8000cf0 <SystemInit+0x44>)
 8000cba:	400a      	ands	r2, r1
 8000cbc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000cc4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000cc8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000cd0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000cd2:	685a      	ldr	r2, [r3, #4]
 8000cd4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000cd8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000cda:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cde:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000ce0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ce4:	4b03      	ldr	r3, [pc, #12]	; (8000cf4 <SystemInit+0x48>)
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40021000 	.word	0x40021000
 8000cf0:	f8ff0000 	.word	0xf8ff0000
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000cf8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000cfa:	e003      	b.n	8000d04 <LoopCopyDataInit>

08000cfc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000cfe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d00:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d02:	3104      	adds	r1, #4

08000d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d04:	480a      	ldr	r0, [pc, #40]	; (8000d30 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000d08:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000d0a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000d0c:	d3f6      	bcc.n	8000cfc <CopyDataInit>
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000d10:	e002      	b.n	8000d18 <LoopFillZerobss>

08000d12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000d14:	f842 3b04 	str.w	r3, [r2], #4

08000d18 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d1a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d1c:	d3f9      	bcc.n	8000d12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d1e:	f7ff ffc5 	bl	8000cac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d22:	f000 f80f 	bl	8000d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d26:	f7ff ff77 	bl	8000c18 <main>
  bx lr
 8000d2a:	4770      	bx	lr
  ldr r3, =_sidata
 8000d2c:	08000ddc 	.word	0x08000ddc
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d34:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000d38:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000d3c:	2000003c 	.word	0x2000003c

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>
	...

08000d44 <__libc_init_array>:
 8000d44:	b570      	push	{r4, r5, r6, lr}
 8000d46:	2500      	movs	r5, #0
 8000d48:	4e0c      	ldr	r6, [pc, #48]	; (8000d7c <__libc_init_array+0x38>)
 8000d4a:	4c0d      	ldr	r4, [pc, #52]	; (8000d80 <__libc_init_array+0x3c>)
 8000d4c:	1ba4      	subs	r4, r4, r6
 8000d4e:	10a4      	asrs	r4, r4, #2
 8000d50:	42a5      	cmp	r5, r4
 8000d52:	d109      	bne.n	8000d68 <__libc_init_array+0x24>
 8000d54:	f000 f822 	bl	8000d9c <_init>
 8000d58:	2500      	movs	r5, #0
 8000d5a:	4e0a      	ldr	r6, [pc, #40]	; (8000d84 <__libc_init_array+0x40>)
 8000d5c:	4c0a      	ldr	r4, [pc, #40]	; (8000d88 <__libc_init_array+0x44>)
 8000d5e:	1ba4      	subs	r4, r4, r6
 8000d60:	10a4      	asrs	r4, r4, #2
 8000d62:	42a5      	cmp	r5, r4
 8000d64:	d105      	bne.n	8000d72 <__libc_init_array+0x2e>
 8000d66:	bd70      	pop	{r4, r5, r6, pc}
 8000d68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d6c:	4798      	blx	r3
 8000d6e:	3501      	adds	r5, #1
 8000d70:	e7ee      	b.n	8000d50 <__libc_init_array+0xc>
 8000d72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d76:	4798      	blx	r3
 8000d78:	3501      	adds	r5, #1
 8000d7a:	e7f2      	b.n	8000d62 <__libc_init_array+0x1e>
 8000d7c:	08000dd4 	.word	0x08000dd4
 8000d80:	08000dd4 	.word	0x08000dd4
 8000d84:	08000dd4 	.word	0x08000dd4
 8000d88:	08000dd8 	.word	0x08000dd8

08000d8c <memset>:
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4402      	add	r2, r0
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d100      	bne.n	8000d96 <memset+0xa>
 8000d94:	4770      	bx	lr
 8000d96:	f803 1b01 	strb.w	r1, [r3], #1
 8000d9a:	e7f9      	b.n	8000d90 <memset+0x4>

08000d9c <_init>:
 8000d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9e:	bf00      	nop
 8000da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000da2:	bc08      	pop	{r3}
 8000da4:	469e      	mov	lr, r3
 8000da6:	4770      	bx	lr

08000da8 <_fini>:
 8000da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000daa:	bf00      	nop
 8000dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dae:	bc08      	pop	{r3}
 8000db0:	469e      	mov	lr, r3
 8000db2:	4770      	bx	lr
