library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.all;

entity timer is
   port(clk      :in    std_logic;
	vga_clk  :in		std_logic;
        rst      :in    std_logic;
	time	 :in 	std_logic_vector(7 downto 0);
	start	 :in 	std_logic;
        done		 :out   std_logic);
end timer;
































