#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov  1 10:49:24 2021
# Process ID: 9712
# Current directory: D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.runs/synth_1
# Command line: vivado.exe -log seg_ex_drive.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg_ex_drive.tcl
# Log file: D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.runs/synth_1/seg_ex_drive.vds
# Journal file: D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seg_ex_drive.tcl -notrace
Command: synth_design -top seg_ex_drive -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3828
WARNING: [Synth 8-2507] parameter declaration becomes local in drive_74hc595 with formal parameter declaration list [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in drive_74hc595 with formal parameter declaration list [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in drive_74hc595 with formal parameter declaration list [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in drive_74hc595 with formal parameter declaration list [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg_ex_drive' [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/seg_ex_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'drive_74hc595' [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:23]
INFO: [Synth 8-6155] done synthesizing module 'drive_74hc595' (1#1) [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/drive_74hc595.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_bcd' [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/decode_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decode_bcd' (2#1) [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/decode_bcd.v:1]
INFO: [Synth 8-226] default block is never used [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/seg_ex_drive.v:164]
INFO: [Synth 8-226] default block is never used [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/seg_ex_drive.v:179]
INFO: [Synth 8-6155] done synthesizing module 'seg_ex_drive' (3#1) [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/seg_ex_drive.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1281.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc]
WARNING: [Vivado 12-584] No ports matched 'srclr_n'. [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'srclr_n'. [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/constrs_1/new/test_drive0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seg_ex_drive_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seg_ex_drive_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'drive_74hc595'
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'seg_ex_drive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                    LOAD |                             0010 |                             0010
                    WAIT |                             0100 |                             0100
                   STORE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_c_reg' in module 'drive_74hc595'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    LOAD |                              010 |                              010
                    SEND |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_c_reg' in module 'seg_ex_drive'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     4|
|4     |LUT3  |    14|
|5     |LUT4  |    20|
|6     |LUT5  |     7|
|7     |LUT6  |    21|
|8     |MUXF7 |     4|
|9     |FDCE  |    69|
|10    |FDPE  |     2|
|11    |IBUF  |    34|
|12    |OBUF  |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.848 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1281.848 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1281.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6df5c6b6
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1286.961 ; gain = 5.113
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.runs/synth_1/seg_ex_drive.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg_ex_drive_utilization_synth.rpt -pb seg_ex_drive_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  1 10:50:32 2021...
