// Seed: 4121727429
module module_0 (
    input  wire id_0
    , id_6,
    input  wire id_1,
    output wand id_2,
    output wor  id_3,
    input  wand id_4
);
  tri0 id_7;
  id_8(
      .id_0(1 - 1),
      .id_1(1),
      .id_2(1),
      .id_3(1 << id_7),
      .id_4(id_0),
      .id_5(id_3),
      .id_6(id_0),
      .id_7(1),
      .id_8(id_4),
      .id_9(id_7),
      .id_10(id_4)
  );
  wire id_9;
  wire id_10;
  assign id_2 = id_0 || 1 == id_4;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    output wire id_2
);
  id_4(
      .id_0(id_2), .id_1(1'b0), .id_2(""), .id_3(id_0 | id_2 | id_2 | 1)
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_2,
      id_0
  );
endmodule
