

================================================================
== Vitis HLS Report for 'hd_cal32'
================================================================
* Date:           Fri Jun  3 08:30:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        yan
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%subfp2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %subfp2"   --->   Operation 2 'read' 'subfp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%subfp1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %subfp1"   --->   Operation 3 'read' 'subfp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%trunc_ln1350 = trunc i32 %subfp1_read"   --->   Operation 4 'trunc' 'trunc_ln1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%trunc_ln1350_128 = trunc i32 %subfp2_read"   --->   Operation 5 'trunc' 'trunc_ln1350_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%trunc_ln1350_129 = trunc i32 %subfp1_read"   --->   Operation 6 'trunc' 'trunc_ln1350_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%trunc_ln1350_130 = trunc i32 %subfp2_read"   --->   Operation 7 'trunc' 'trunc_ln1350_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%trunc_ln1350_131 = trunc i32 %subfp1_read"   --->   Operation 8 'trunc' 'trunc_ln1350_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%trunc_ln1350_132 = trunc i32 %subfp2_read"   --->   Operation 9 'trunc' 'trunc_ln1350_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%trunc_ln1350_133 = trunc i32 %subfp1_read"   --->   Operation 10 'trunc' 'trunc_ln1350_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%trunc_ln1350_134 = trunc i32 %subfp2_read"   --->   Operation 11 'trunc' 'trunc_ln1350_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln1350_135 = trunc i32 %subfp1_read"   --->   Operation 12 'trunc' 'trunc_ln1350_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln1350_136 = trunc i32 %subfp2_read"   --->   Operation 13 'trunc' 'trunc_ln1350_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%trunc_ln1350_137 = trunc i32 %subfp1_read"   --->   Operation 14 'trunc' 'trunc_ln1350_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%trunc_ln1350_138 = trunc i32 %subfp2_read"   --->   Operation 15 'trunc' 'trunc_ln1350_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%trunc_ln1350_139 = trunc i32 %subfp1_read"   --->   Operation 16 'trunc' 'trunc_ln1350_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%trunc_ln1350_140 = trunc i32 %subfp2_read"   --->   Operation 17 'trunc' 'trunc_ln1350_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln1350_141 = trunc i32 %subfp1_read"   --->   Operation 18 'trunc' 'trunc_ln1350_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln1350_142 = trunc i32 %subfp2_read"   --->   Operation 19 'trunc' 'trunc_ln1350_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%trunc_ln1350_143 = trunc i32 %subfp1_read"   --->   Operation 20 'trunc' 'trunc_ln1350_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%trunc_ln1350_144 = trunc i32 %subfp2_read"   --->   Operation 21 'trunc' 'trunc_ln1350_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%trunc_ln1350_145 = trunc i32 %subfp1_read"   --->   Operation 22 'trunc' 'trunc_ln1350_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%trunc_ln1350_146 = trunc i32 %subfp2_read"   --->   Operation 23 'trunc' 'trunc_ln1350_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%trunc_ln1350_147 = trunc i32 %subfp1_read"   --->   Operation 24 'trunc' 'trunc_ln1350_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%trunc_ln1350_148 = trunc i32 %subfp2_read"   --->   Operation 25 'trunc' 'trunc_ln1350_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%trunc_ln1350_149 = trunc i32 %subfp1_read"   --->   Operation 26 'trunc' 'trunc_ln1350_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%trunc_ln1350_150 = trunc i32 %subfp2_read"   --->   Operation 27 'trunc' 'trunc_ln1350_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%trunc_ln1350_151 = trunc i32 %subfp1_read"   --->   Operation 28 'trunc' 'trunc_ln1350_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%trunc_ln1350_152 = trunc i32 %subfp2_read"   --->   Operation 29 'trunc' 'trunc_ln1350_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%trunc_ln1350_153 = trunc i32 %subfp1_read"   --->   Operation 30 'trunc' 'trunc_ln1350_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%trunc_ln1350_154 = trunc i32 %subfp2_read"   --->   Operation 31 'trunc' 'trunc_ln1350_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%trunc_ln1350_155 = trunc i32 %subfp1_read"   --->   Operation 32 'trunc' 'trunc_ln1350_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%trunc_ln1350_156 = trunc i32 %subfp2_read"   --->   Operation 33 'trunc' 'trunc_ln1350_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%trunc_ln1350_157 = trunc i32 %subfp1_read"   --->   Operation 34 'trunc' 'trunc_ln1350_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%trunc_ln1350_158 = trunc i32 %subfp2_read"   --->   Operation 35 'trunc' 'trunc_ln1350_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%trunc_ln1350_159 = trunc i32 %subfp1_read"   --->   Operation 36 'trunc' 'trunc_ln1350_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%trunc_ln1350_160 = trunc i32 %subfp2_read"   --->   Operation 37 'trunc' 'trunc_ln1350_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%trunc_ln1350_161 = trunc i32 %subfp1_read"   --->   Operation 38 'trunc' 'trunc_ln1350_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%trunc_ln1350_162 = trunc i32 %subfp2_read"   --->   Operation 39 'trunc' 'trunc_ln1350_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%trunc_ln1350_163 = trunc i32 %subfp1_read"   --->   Operation 40 'trunc' 'trunc_ln1350_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%trunc_ln1350_164 = trunc i32 %subfp2_read"   --->   Operation 41 'trunc' 'trunc_ln1350_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%trunc_ln1350_165 = trunc i32 %subfp1_read"   --->   Operation 42 'trunc' 'trunc_ln1350_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%trunc_ln1350_166 = trunc i32 %subfp2_read"   --->   Operation 43 'trunc' 'trunc_ln1350_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%trunc_ln1350_167 = trunc i32 %subfp1_read"   --->   Operation 44 'trunc' 'trunc_ln1350_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%trunc_ln1350_168 = trunc i32 %subfp2_read"   --->   Operation 45 'trunc' 'trunc_ln1350_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%trunc_ln1350_169 = trunc i32 %subfp1_read"   --->   Operation 46 'trunc' 'trunc_ln1350_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%trunc_ln1350_170 = trunc i32 %subfp2_read"   --->   Operation 47 'trunc' 'trunc_ln1350_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%trunc_ln1350_171 = trunc i32 %subfp1_read"   --->   Operation 48 'trunc' 'trunc_ln1350_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%trunc_ln1350_172 = trunc i32 %subfp2_read"   --->   Operation 49 'trunc' 'trunc_ln1350_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%trunc_ln1350_173 = trunc i32 %subfp1_read"   --->   Operation 50 'trunc' 'trunc_ln1350_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%trunc_ln1350_174 = trunc i32 %subfp2_read"   --->   Operation 51 'trunc' 'trunc_ln1350_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%trunc_ln1350_175 = trunc i32 %subfp1_read"   --->   Operation 52 'trunc' 'trunc_ln1350_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%trunc_ln1350_176 = trunc i32 %subfp2_read"   --->   Operation 53 'trunc' 'trunc_ln1350_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%trunc_ln1350_177 = trunc i32 %subfp1_read"   --->   Operation 54 'trunc' 'trunc_ln1350_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%trunc_ln1350_178 = trunc i32 %subfp2_read"   --->   Operation 55 'trunc' 'trunc_ln1350_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%trunc_ln1350_179 = trunc i32 %subfp1_read"   --->   Operation 56 'trunc' 'trunc_ln1350_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%trunc_ln1350_180 = trunc i32 %subfp2_read"   --->   Operation 57 'trunc' 'trunc_ln1350_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%trunc_ln1350_181 = trunc i32 %subfp1_read"   --->   Operation 58 'trunc' 'trunc_ln1350_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%trunc_ln1350_182 = trunc i32 %subfp2_read"   --->   Operation 59 'trunc' 'trunc_ln1350_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%trunc_ln1350_183 = trunc i32 %subfp1_read"   --->   Operation 60 'trunc' 'trunc_ln1350_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%trunc_ln1350_184 = trunc i32 %subfp2_read"   --->   Operation 61 'trunc' 'trunc_ln1350_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%trunc_ln1350_185 = trunc i32 %subfp1_read"   --->   Operation 62 'trunc' 'trunc_ln1350_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%trunc_ln1350_186 = trunc i32 %subfp2_read"   --->   Operation 63 'trunc' 'trunc_ln1350_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%trunc_ln1350_187 = trunc i32 %subfp1_read"   --->   Operation 64 'trunc' 'trunc_ln1350_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%trunc_ln1350_188 = trunc i32 %subfp2_read"   --->   Operation 65 'trunc' 'trunc_ln1350_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%ret = xor i32 %subfp2_read, i32 %subfp1_read"   --->   Operation 66 'xor' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%xor_ln1350_64 = xor i31 %trunc_ln1350_188, i31 %trunc_ln1350_187"   --->   Operation 67 'xor' 'xor_ln1350_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%xor_ln1350_65 = xor i30 %trunc_ln1350_186, i30 %trunc_ln1350_185"   --->   Operation 68 'xor' 'xor_ln1350_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%xor_ln1350_66 = xor i29 %trunc_ln1350_184, i29 %trunc_ln1350_183"   --->   Operation 69 'xor' 'xor_ln1350_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%xor_ln1350_67 = xor i28 %trunc_ln1350_182, i28 %trunc_ln1350_181"   --->   Operation 70 'xor' 'xor_ln1350_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%xor_ln1350_68 = xor i27 %trunc_ln1350_180, i27 %trunc_ln1350_179"   --->   Operation 71 'xor' 'xor_ln1350_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%xor_ln1350_69 = xor i26 %trunc_ln1350_178, i26 %trunc_ln1350_177"   --->   Operation 72 'xor' 'xor_ln1350_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%xor_ln1350_70 = xor i25 %trunc_ln1350_176, i25 %trunc_ln1350_175"   --->   Operation 73 'xor' 'xor_ln1350_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%xor_ln1350_71 = xor i24 %trunc_ln1350_174, i24 %trunc_ln1350_173"   --->   Operation 74 'xor' 'xor_ln1350_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%xor_ln1350_72 = xor i23 %trunc_ln1350_172, i23 %trunc_ln1350_171"   --->   Operation 75 'xor' 'xor_ln1350_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%xor_ln1350_73 = xor i22 %trunc_ln1350_170, i22 %trunc_ln1350_169"   --->   Operation 76 'xor' 'xor_ln1350_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%xor_ln1350_74 = xor i21 %trunc_ln1350_168, i21 %trunc_ln1350_167"   --->   Operation 77 'xor' 'xor_ln1350_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%xor_ln1350_75 = xor i20 %trunc_ln1350_166, i20 %trunc_ln1350_165"   --->   Operation 78 'xor' 'xor_ln1350_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%xor_ln1350_76 = xor i19 %trunc_ln1350_164, i19 %trunc_ln1350_163"   --->   Operation 79 'xor' 'xor_ln1350_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%xor_ln1350_77 = xor i18 %trunc_ln1350_162, i18 %trunc_ln1350_161"   --->   Operation 80 'xor' 'xor_ln1350_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%xor_ln1350_78 = xor i17 %trunc_ln1350_160, i17 %trunc_ln1350_159"   --->   Operation 81 'xor' 'xor_ln1350_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%xor_ln1350_79 = xor i16 %trunc_ln1350_158, i16 %trunc_ln1350_157"   --->   Operation 82 'xor' 'xor_ln1350_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%xor_ln1350_80 = xor i15 %trunc_ln1350_156, i15 %trunc_ln1350_155"   --->   Operation 83 'xor' 'xor_ln1350_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%xor_ln1350_81 = xor i14 %trunc_ln1350_154, i14 %trunc_ln1350_153"   --->   Operation 84 'xor' 'xor_ln1350_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%xor_ln1350_82 = xor i13 %trunc_ln1350_152, i13 %trunc_ln1350_151"   --->   Operation 85 'xor' 'xor_ln1350_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%xor_ln1350_83 = xor i12 %trunc_ln1350_150, i12 %trunc_ln1350_149"   --->   Operation 86 'xor' 'xor_ln1350_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%xor_ln1350_84 = xor i11 %trunc_ln1350_148, i11 %trunc_ln1350_147"   --->   Operation 87 'xor' 'xor_ln1350_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%xor_ln1350_85 = xor i10 %trunc_ln1350_146, i10 %trunc_ln1350_145"   --->   Operation 88 'xor' 'xor_ln1350_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%xor_ln1350_86 = xor i9 %trunc_ln1350_144, i9 %trunc_ln1350_143"   --->   Operation 89 'xor' 'xor_ln1350_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%xor_ln1350_87 = xor i8 %trunc_ln1350_142, i8 %trunc_ln1350_141"   --->   Operation 90 'xor' 'xor_ln1350_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%xor_ln1350_88 = xor i7 %trunc_ln1350_140, i7 %trunc_ln1350_139"   --->   Operation 91 'xor' 'xor_ln1350_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%xor_ln1350_89 = xor i6 %trunc_ln1350_138, i6 %trunc_ln1350_137"   --->   Operation 92 'xor' 'xor_ln1350_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%xor_ln1350_90 = xor i5 %trunc_ln1350_136, i5 %trunc_ln1350_135"   --->   Operation 93 'xor' 'xor_ln1350_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%xor_ln1350_91 = xor i4 %trunc_ln1350_134, i4 %trunc_ln1350_133"   --->   Operation 94 'xor' 'xor_ln1350_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%xor_ln1350_92 = xor i3 %trunc_ln1350_132, i3 %trunc_ln1350_131"   --->   Operation 95 'xor' 'xor_ln1350_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%xor_ln1350_93 = xor i2 %trunc_ln1350_130, i2 %trunc_ln1350_129"   --->   Operation 96 'xor' 'xor_ln1350_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%xor_ln1350_94 = xor i1 %trunc_ln1350_128, i1 %trunc_ln1350"   --->   Operation 97 'xor' 'xor_ln1350_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln28 = zext i1 %xor_ln1350_94" [../src/table_serch.cpp:28]   --->   Operation 98 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln1350_93, i32 1" [../src/table_serch.cpp:28]   --->   Operation 99 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%zext_ln28_1 = zext i1 %tmp" [../src/table_serch.cpp:28]   --->   Operation 100 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln1350_92, i32 2" [../src/table_serch.cpp:28]   --->   Operation 101 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%zext_ln28_2 = zext i1 %tmp_151" [../src/table_serch.cpp:28]   --->   Operation 102 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln1350_91, i32 3" [../src/table_serch.cpp:28]   --->   Operation 103 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%zext_ln28_3 = zext i1 %tmp_152" [../src/table_serch.cpp:28]   --->   Operation 104 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln1350_90, i32 4" [../src/table_serch.cpp:28]   --->   Operation 105 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%zext_ln28_4 = zext i1 %tmp_153" [../src/table_serch.cpp:28]   --->   Operation 106 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln1350_89, i32 5" [../src/table_serch.cpp:28]   --->   Operation 107 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_3)   --->   "%zext_ln28_5 = zext i1 %tmp_154" [../src/table_serch.cpp:28]   --->   Operation 108 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln1350_88, i32 6" [../src/table_serch.cpp:28]   --->   Operation 109 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%zext_ln28_6 = zext i1 %tmp_155" [../src/table_serch.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln1350_87, i32 7" [../src/table_serch.cpp:28]   --->   Operation 111 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%zext_ln28_7 = zext i1 %tmp_156" [../src/table_serch.cpp:28]   --->   Operation 112 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln1350_86, i32 8" [../src/table_serch.cpp:28]   --->   Operation 113 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%zext_ln28_8 = zext i1 %tmp_157" [../src/table_serch.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %xor_ln1350_85, i32 9" [../src/table_serch.cpp:28]   --->   Operation 115 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_7)   --->   "%zext_ln28_9 = zext i1 %tmp_158" [../src/table_serch.cpp:28]   --->   Operation 116 'zext' 'zext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xor_ln1350_84, i32 10" [../src/table_serch.cpp:28]   --->   Operation 117 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%zext_ln28_10 = zext i1 %tmp_159" [../src/table_serch.cpp:28]   --->   Operation 118 'zext' 'zext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %xor_ln1350_83, i32 11" [../src/table_serch.cpp:28]   --->   Operation 119 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_8)   --->   "%zext_ln28_11 = zext i1 %tmp_160" [../src/table_serch.cpp:28]   --->   Operation 120 'zext' 'zext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %xor_ln1350_82, i32 12" [../src/table_serch.cpp:28]   --->   Operation 121 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%zext_ln28_12 = zext i1 %tmp_161" [../src/table_serch.cpp:28]   --->   Operation 122 'zext' 'zext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %xor_ln1350_81, i32 13" [../src/table_serch.cpp:28]   --->   Operation 123 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_10)   --->   "%zext_ln28_13 = zext i1 %tmp_162" [../src/table_serch.cpp:28]   --->   Operation 124 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %xor_ln1350_80, i32 14" [../src/table_serch.cpp:28]   --->   Operation 125 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%zext_ln28_14 = zext i1 %tmp_163" [../src/table_serch.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln1350_79, i32 15" [../src/table_serch.cpp:28]   --->   Operation 127 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_11)   --->   "%zext_ln28_15 = zext i1 %tmp_164" [../src/table_serch.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln1350_78, i32 16" [../src/table_serch.cpp:28]   --->   Operation 129 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%zext_ln28_16 = zext i1 %tmp_165" [../src/table_serch.cpp:28]   --->   Operation 130 'zext' 'zext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln1350_77, i32 17" [../src/table_serch.cpp:28]   --->   Operation 131 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_15)   --->   "%zext_ln28_17 = zext i1 %tmp_166" [../src/table_serch.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln1350_76, i32 18" [../src/table_serch.cpp:28]   --->   Operation 133 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%zext_ln28_18 = zext i1 %tmp_167" [../src/table_serch.cpp:28]   --->   Operation 134 'zext' 'zext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln1350_75, i32 19" [../src/table_serch.cpp:28]   --->   Operation 135 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_16)   --->   "%zext_ln28_19 = zext i1 %tmp_168" [../src/table_serch.cpp:28]   --->   Operation 136 'zext' 'zext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln1350_74, i32 20" [../src/table_serch.cpp:28]   --->   Operation 137 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%zext_ln28_20 = zext i1 %tmp_169" [../src/table_serch.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln1350_73, i32 21" [../src/table_serch.cpp:28]   --->   Operation 139 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_18)   --->   "%zext_ln28_21 = zext i1 %tmp_170" [../src/table_serch.cpp:28]   --->   Operation 140 'zext' 'zext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln1350_72, i32 22" [../src/table_serch.cpp:28]   --->   Operation 141 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%zext_ln28_22 = zext i1 %tmp_171" [../src/table_serch.cpp:28]   --->   Operation 142 'zext' 'zext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln1350_71, i32 23" [../src/table_serch.cpp:28]   --->   Operation 143 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_19)   --->   "%zext_ln28_23 = zext i1 %tmp_172" [../src/table_serch.cpp:28]   --->   Operation 144 'zext' 'zext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln1350_70, i32 24" [../src/table_serch.cpp:28]   --->   Operation 145 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%zext_ln28_24 = zext i1 %tmp_173" [../src/table_serch.cpp:28]   --->   Operation 146 'zext' 'zext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln1350_69, i32 25" [../src/table_serch.cpp:28]   --->   Operation 147 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_22)   --->   "%zext_ln28_25 = zext i1 %tmp_174" [../src/table_serch.cpp:28]   --->   Operation 148 'zext' 'zext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln1350_68, i32 26" [../src/table_serch.cpp:28]   --->   Operation 149 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%zext_ln28_26 = zext i1 %tmp_175" [../src/table_serch.cpp:28]   --->   Operation 150 'zext' 'zext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln1350_67, i32 27" [../src/table_serch.cpp:28]   --->   Operation 151 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_23)   --->   "%zext_ln28_27 = zext i1 %tmp_176" [../src/table_serch.cpp:28]   --->   Operation 152 'zext' 'zext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln1350_66, i32 28" [../src/table_serch.cpp:28]   --->   Operation 153 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%zext_ln28_28 = zext i1 %tmp_177" [../src/table_serch.cpp:28]   --->   Operation 154 'zext' 'zext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln1350_65, i32 29" [../src/table_serch.cpp:28]   --->   Operation 155 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_25)   --->   "%zext_ln28_29 = zext i1 %tmp_178" [../src/table_serch.cpp:28]   --->   Operation 156 'zext' 'zext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln1350_64, i32 30" [../src/table_serch.cpp:28]   --->   Operation 157 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_26)   --->   "%zext_ln28_30 = zext i1 %tmp_179" [../src/table_serch.cpp:28]   --->   Operation 158 'zext' 'zext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ret, i32 31" [../src/table_serch.cpp:29]   --->   Operation 159 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln29 = zext i1 %tmp_180" [../src/table_serch.cpp:29]   --->   Operation 160 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29 = add i2 %zext_ln28, i2 %zext_ln29" [../src/table_serch.cpp:29]   --->   Operation 161 'add' 'add_ln29' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i2 %add_ln29" [../src/table_serch.cpp:29]   --->   Operation 162 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_1 = add i2 %zext_ln28_1, i2 %zext_ln28_3" [../src/table_serch.cpp:29]   --->   Operation 163 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i2 %add_ln29_1" [../src/table_serch.cpp:29]   --->   Operation 164 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.43ns)   --->   "%add_ln29_2 = add i3 %zext_ln29_2, i3 %zext_ln29_1" [../src/table_serch.cpp:29]   --->   Operation 165 'add' 'add_ln29_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i3 %add_ln29_2" [../src/table_serch.cpp:29]   --->   Operation 166 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_3 = add i2 %zext_ln28_2, i2 %zext_ln28_5" [../src/table_serch.cpp:29]   --->   Operation 167 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i2 %add_ln29_3" [../src/table_serch.cpp:29]   --->   Operation 168 'zext' 'zext_ln29_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_4 = add i2 %zext_ln28_4, i2 %zext_ln28_7" [../src/table_serch.cpp:29]   --->   Operation 169 'add' 'add_ln29_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i2 %add_ln29_4" [../src/table_serch.cpp:29]   --->   Operation 170 'zext' 'zext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.43ns)   --->   "%add_ln29_5 = add i3 %zext_ln29_5, i3 %zext_ln29_4" [../src/table_serch.cpp:29]   --->   Operation 171 'add' 'add_ln29_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i3 %add_ln29_5" [../src/table_serch.cpp:29]   --->   Operation 172 'zext' 'zext_ln29_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.57ns)   --->   "%add_ln29_6 = add i4 %zext_ln29_6, i4 %zext_ln29_3" [../src/table_serch.cpp:29]   --->   Operation 173 'add' 'add_ln29_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i4 %add_ln29_6" [../src/table_serch.cpp:29]   --->   Operation 174 'zext' 'zext_ln29_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_7 = add i2 %zext_ln28_6, i2 %zext_ln28_9" [../src/table_serch.cpp:29]   --->   Operation 175 'add' 'add_ln29_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i2 %add_ln29_7" [../src/table_serch.cpp:29]   --->   Operation 176 'zext' 'zext_ln29_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_8 = add i2 %zext_ln28_8, i2 %zext_ln28_11" [../src/table_serch.cpp:29]   --->   Operation 177 'add' 'add_ln29_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i2 %add_ln29_8" [../src/table_serch.cpp:29]   --->   Operation 178 'zext' 'zext_ln29_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.43ns)   --->   "%add_ln29_9 = add i3 %zext_ln29_9, i3 %zext_ln29_8" [../src/table_serch.cpp:29]   --->   Operation 179 'add' 'add_ln29_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i3 %add_ln29_9" [../src/table_serch.cpp:29]   --->   Operation 180 'zext' 'zext_ln29_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_10 = add i2 %zext_ln28_10, i2 %zext_ln28_13" [../src/table_serch.cpp:29]   --->   Operation 181 'add' 'add_ln29_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i2 %add_ln29_10" [../src/table_serch.cpp:29]   --->   Operation 182 'zext' 'zext_ln29_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_11 = add i2 %zext_ln28_12, i2 %zext_ln28_15" [../src/table_serch.cpp:29]   --->   Operation 183 'add' 'add_ln29_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i2 %add_ln29_11" [../src/table_serch.cpp:29]   --->   Operation 184 'zext' 'zext_ln29_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.43ns)   --->   "%add_ln29_12 = add i3 %zext_ln29_12, i3 %zext_ln29_11" [../src/table_serch.cpp:29]   --->   Operation 185 'add' 'add_ln29_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i3 %add_ln29_12" [../src/table_serch.cpp:29]   --->   Operation 186 'zext' 'zext_ln29_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.57ns)   --->   "%add_ln29_13 = add i4 %zext_ln29_13, i4 %zext_ln29_10" [../src/table_serch.cpp:29]   --->   Operation 187 'add' 'add_ln29_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i4 %add_ln29_13" [../src/table_serch.cpp:29]   --->   Operation 188 'zext' 'zext_ln29_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.70ns)   --->   "%add_ln29_14 = add i5 %zext_ln29_14, i5 %zext_ln29_7" [../src/table_serch.cpp:29]   --->   Operation 189 'add' 'add_ln29_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i5 %add_ln29_14" [../src/table_serch.cpp:29]   --->   Operation 190 'zext' 'zext_ln29_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_15 = add i2 %zext_ln28_14, i2 %zext_ln28_17" [../src/table_serch.cpp:29]   --->   Operation 191 'add' 'add_ln29_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i2 %add_ln29_15" [../src/table_serch.cpp:29]   --->   Operation 192 'zext' 'zext_ln29_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_16 = add i2 %zext_ln28_16, i2 %zext_ln28_19" [../src/table_serch.cpp:29]   --->   Operation 193 'add' 'add_ln29_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i2 %add_ln29_16" [../src/table_serch.cpp:29]   --->   Operation 194 'zext' 'zext_ln29_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.43ns)   --->   "%add_ln29_17 = add i3 %zext_ln29_17, i3 %zext_ln29_16" [../src/table_serch.cpp:29]   --->   Operation 195 'add' 'add_ln29_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i3 %add_ln29_17" [../src/table_serch.cpp:29]   --->   Operation 196 'zext' 'zext_ln29_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_18 = add i2 %zext_ln28_18, i2 %zext_ln28_21" [../src/table_serch.cpp:29]   --->   Operation 197 'add' 'add_ln29_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i2 %add_ln29_18" [../src/table_serch.cpp:29]   --->   Operation 198 'zext' 'zext_ln29_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_19 = add i2 %zext_ln28_20, i2 %zext_ln28_23" [../src/table_serch.cpp:29]   --->   Operation 199 'add' 'add_ln29_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i2 %add_ln29_19" [../src/table_serch.cpp:29]   --->   Operation 200 'zext' 'zext_ln29_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.43ns)   --->   "%add_ln29_20 = add i3 %zext_ln29_20, i3 %zext_ln29_19" [../src/table_serch.cpp:29]   --->   Operation 201 'add' 'add_ln29_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i3 %add_ln29_20" [../src/table_serch.cpp:29]   --->   Operation 202 'zext' 'zext_ln29_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.57ns)   --->   "%add_ln29_21 = add i4 %zext_ln29_21, i4 %zext_ln29_18" [../src/table_serch.cpp:29]   --->   Operation 203 'add' 'add_ln29_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i4 %add_ln29_21" [../src/table_serch.cpp:29]   --->   Operation 204 'zext' 'zext_ln29_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_22 = add i2 %zext_ln28_22, i2 %zext_ln28_25" [../src/table_serch.cpp:29]   --->   Operation 205 'add' 'add_ln29_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i2 %add_ln29_22" [../src/table_serch.cpp:29]   --->   Operation 206 'zext' 'zext_ln29_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_23 = add i2 %zext_ln28_24, i2 %zext_ln28_27" [../src/table_serch.cpp:29]   --->   Operation 207 'add' 'add_ln29_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i2 %add_ln29_23" [../src/table_serch.cpp:29]   --->   Operation 208 'zext' 'zext_ln29_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.43ns)   --->   "%add_ln29_24 = add i3 %zext_ln29_24, i3 %zext_ln29_23" [../src/table_serch.cpp:29]   --->   Operation 209 'add' 'add_ln29_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i3 %add_ln29_24" [../src/table_serch.cpp:29]   --->   Operation 210 'zext' 'zext_ln29_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_25 = add i2 %zext_ln28_26, i2 %zext_ln28_29" [../src/table_serch.cpp:29]   --->   Operation 211 'add' 'add_ln29_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i2 %add_ln29_25" [../src/table_serch.cpp:29]   --->   Operation 212 'zext' 'zext_ln29_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln29_26 = add i2 %zext_ln28_28, i2 %zext_ln28_30" [../src/table_serch.cpp:29]   --->   Operation 213 'add' 'add_ln29_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i2 %add_ln29_26" [../src/table_serch.cpp:29]   --->   Operation 214 'zext' 'zext_ln29_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.43ns)   --->   "%add_ln29_27 = add i3 %zext_ln29_27, i3 %zext_ln29_26" [../src/table_serch.cpp:29]   --->   Operation 215 'add' 'add_ln29_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i3 %add_ln29_27" [../src/table_serch.cpp:29]   --->   Operation 216 'zext' 'zext_ln29_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.57ns)   --->   "%add_ln29_28 = add i4 %zext_ln29_28, i4 %zext_ln29_25" [../src/table_serch.cpp:29]   --->   Operation 217 'add' 'add_ln29_28' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i4 %add_ln29_28" [../src/table_serch.cpp:29]   --->   Operation 218 'zext' 'zext_ln29_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln29_29 = add i5 %zext_ln29_29, i5 %zext_ln29_22" [../src/table_serch.cpp:29]   --->   Operation 219 'add' 'add_ln29_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i5 %add_ln29_29" [../src/table_serch.cpp:29]   --->   Operation 220 'zext' 'zext_ln29_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%haming_dis = add i6 %zext_ln29_30, i6 %zext_ln29_15" [../src/table_serch.cpp:29]   --->   Operation 221 'add' 'haming_dis' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln32 = ret i6 %haming_dis" [../src/table_serch.cpp:32]   --->   Operation 222 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	wire read on port 'subfp2' [3]  (0 ns)
	'xor' operation ('xor_ln1350_87') [91]  (0 ns)
	'add' operation ('add_ln29_4', ../src/table_serch.cpp:29) [170]  (0.436 ns)
	'add' operation ('add_ln29_5', ../src/table_serch.cpp:29) [172]  (0.436 ns)
	'add' operation ('add_ln29_6', ../src/table_serch.cpp:29) [174]  (0.572 ns)
	'add' operation ('add_ln29_14', ../src/table_serch.cpp:29) [190]  (0.708 ns)
	'add' operation ('haming_dis', ../src/table_serch.cpp:29) [222]  (0.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
