/********************************************************************
 * Copyright (C) 2021 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_bss_config_ram.h
*/
#ifndef CSLR_BSS_CONFIG_RAM_H_
#define CSLR_BSS_CONFIG_RAM_H_

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>

#ifdef __cplusplus
extern "C"
{
#endif

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONFIG1_R1;
    volatile uint32_t CONFIG1_R2;
    volatile uint32_t CONFIG1_R3;
    volatile uint8_t  Resv_16[4];
    volatile uint32_t CONFIG2_R1;
    volatile uint32_t CONFIG2_R2;
    volatile uint32_t CONFIG2_R3;
    volatile uint8_t  Resv_32[4];
    volatile uint32_t CONFIG3_R1;
    volatile uint32_t CONFIG3_R2;
    volatile uint32_t CONFIG3_R3;
    volatile uint8_t  Resv_48[4];
    volatile uint32_t CONFIG4_R1;
    volatile uint32_t CONFIG4_R2;
    volatile uint32_t CONFIG4_R3;
    volatile uint8_t  Resv_64[4];
    volatile uint32_t CONFIG5_R1;
    volatile uint32_t CONFIG5_R2;
    volatile uint32_t CONFIG5_R3;
    volatile uint8_t  Resv_80[4];
    volatile uint32_t CONFIG6_R1;
    volatile uint32_t CONFIG6_R2;
    volatile uint32_t CONFIG6_R3;
    volatile uint8_t  Resv_96[4];
    volatile uint32_t CONFIG7_R1;
    volatile uint32_t CONFIG7_R2;
    volatile uint32_t CONFIG7_R3;
    volatile uint8_t  Resv_112[4];
    volatile uint32_t CONFIG8_R1;
    volatile uint32_t CONFIG8_R2;
    volatile uint32_t CONFIG8_R3;
    volatile uint8_t  Resv_128[4];
    volatile uint32_t CONFIG9_R1;
    volatile uint32_t CONFIG9_R2;
    volatile uint32_t CONFIG9_R3;
    volatile uint8_t  Resv_144[4];
    volatile uint32_t CONFIG10_R1;
    volatile uint32_t CONFIG10_R2;
    volatile uint32_t CONFIG10_R3;
    volatile uint8_t  Resv_160[4];
    volatile uint32_t CONFIG11_R1;
    volatile uint32_t CONFIG11_R2;
    volatile uint32_t CONFIG11_R3;
    volatile uint8_t  Resv_176[4];
    volatile uint32_t CONFIG12_R1;
    volatile uint32_t CONFIG12_R2;
    volatile uint32_t CONFIG12_R3;
    volatile uint8_t  Resv_192[4];
    volatile uint32_t CONFIG13_R1;
    volatile uint32_t CONFIG13_R2;
    volatile uint32_t CONFIG13_R3;
    volatile uint8_t  Resv_208[4];
    volatile uint32_t CONFIG14_R1;
    volatile uint32_t CONFIG14_R2;
    volatile uint32_t CONFIG14_R3;
    volatile uint8_t  Resv_224[4];
    volatile uint32_t CONFIG15_R1;
    volatile uint32_t CONFIG15_R2;
    volatile uint32_t CONFIG15_R3;
    volatile uint8_t  Resv_240[4];
    volatile uint32_t CONFIG16_R1;
    volatile uint32_t CONFIG16_R2;
    volatile uint32_t CONFIG16_R3;
    volatile uint8_t  Resv_256[4];
    volatile uint32_t CONFIG17_R1;
    volatile uint32_t CONFIG17_R2;
    volatile uint32_t CONFIG17_R3;
    volatile uint8_t  Resv_272[4];
    volatile uint32_t CONFIG18_R1;
    volatile uint32_t CONFIG18_R2;
    volatile uint32_t CONFIG18_R3;
    volatile uint8_t  Resv_288[4];
    volatile uint32_t CONFIG19_R1;
    volatile uint32_t CONFIG19_R2;
    volatile uint32_t CONFIG19_R3;
    volatile uint8_t  Resv_304[4];
    volatile uint32_t CONFIG20_R1;
    volatile uint32_t CONFIG20_R2;
    volatile uint32_t CONFIG20_R3;
    volatile uint8_t  Resv_320[4];
    volatile uint32_t CONFIG21_R1;
    volatile uint32_t CONFIG21_R2;
    volatile uint32_t CONFIG21_R3;
    volatile uint8_t  Resv_336[4];
    volatile uint32_t CONFIG22_R1;
    volatile uint32_t CONFIG22_R2;
    volatile uint32_t CONFIG22_R3;
    volatile uint8_t  Resv_352[4];
    volatile uint32_t CONFIG23_R1;
    volatile uint32_t CONFIG23_R2;
    volatile uint32_t CONFIG23_R3;
    volatile uint8_t  Resv_368[4];
    volatile uint32_t CONFIG24_R1;
    volatile uint32_t CONFIG24_R2;
    volatile uint32_t CONFIG24_R3;
    volatile uint8_t  Resv_384[4];
    volatile uint32_t CONFIG25_R1;
    volatile uint32_t CONFIG25_R2;
    volatile uint32_t CONFIG25_R3;
    volatile uint8_t  Resv_400[4];
    volatile uint32_t CONFIG26_R1;
    volatile uint32_t CONFIG26_R2;
    volatile uint32_t CONFIG26_R3;
    volatile uint8_t  Resv_416[4];
    volatile uint32_t CONFIG27_R1;
    volatile uint32_t CONFIG27_R2;
    volatile uint32_t CONFIG27_R3;
    volatile uint8_t  Resv_432[4];
    volatile uint32_t CONFIG28_R1;
    volatile uint32_t CONFIG28_R2;
    volatile uint32_t CONFIG28_R3;
    volatile uint8_t  Resv_448[4];
    volatile uint32_t CONFIG29_R1;
    volatile uint32_t CONFIG29_R2;
    volatile uint32_t CONFIG29_R3;
    volatile uint8_t  Resv_464[4];
    volatile uint32_t CONFIG30_R1;
    volatile uint32_t CONFIG30_R2;
    volatile uint32_t CONFIG30_R3;
    volatile uint8_t  Resv_480[4];
    volatile uint32_t CONFIG31_R1;
    volatile uint32_t CONFIG31_R2;
    volatile uint32_t CONFIG31_R3;
    volatile uint8_t  Resv_496[4];
    volatile uint32_t CONFIG32_R1;
    volatile uint32_t CONFIG32_R2;
    volatile uint32_t CONFIG32_R3;
    volatile uint8_t  Resv_512[4];
    volatile uint32_t CONFIG33_R1;
    volatile uint32_t CONFIG33_R2;
    volatile uint32_t CONFIG33_R3;
    volatile uint8_t  Resv_528[4];
    volatile uint32_t CONFIG34_R1;
    volatile uint32_t CONFIG34_R2;
    volatile uint32_t CONFIG34_R3;
    volatile uint8_t  Resv_544[4];
    volatile uint32_t CONFIG35_R1;
    volatile uint32_t CONFIG35_R2;
    volatile uint32_t CONFIG35_R3;
    volatile uint8_t  Resv_560[4];
    volatile uint32_t CONFIG36_R1;
    volatile uint32_t CONFIG36_R2;
    volatile uint32_t CONFIG36_R3;
    volatile uint8_t  Resv_576[4];
    volatile uint32_t CONFIG37_R1;
    volatile uint32_t CONFIG37_R2;
    volatile uint32_t CONFIG37_R3;
    volatile uint8_t  Resv_592[4];
    volatile uint32_t CONFIG38_R1;
    volatile uint32_t CONFIG38_R2;
    volatile uint32_t CONFIG38_R3;
    volatile uint8_t  Resv_608[4];
    volatile uint32_t CONFIG39_R1;
    volatile uint32_t CONFIG39_R2;
    volatile uint32_t CONFIG39_R3;
    volatile uint8_t  Resv_624[4];
    volatile uint32_t CONFIG40_R1;
    volatile uint32_t CONFIG40_R2;
    volatile uint32_t CONFIG40_R3;
    volatile uint8_t  Resv_640[4];
    volatile uint32_t CONFIG41_R1;
    volatile uint32_t CONFIG41_R2;
    volatile uint32_t CONFIG41_R3;
    volatile uint8_t  Resv_656[4];
    volatile uint32_t CONFIG42_R1;
    volatile uint32_t CONFIG42_R2;
    volatile uint32_t CONFIG42_R3;
    volatile uint8_t  Resv_672[4];
    volatile uint32_t CONFIG43_R1;
    volatile uint32_t CONFIG43_R2;
    volatile uint32_t CONFIG43_R3;
    volatile uint8_t  Resv_688[4];
    volatile uint32_t CONFIG44_R1;
    volatile uint32_t CONFIG44_R2;
    volatile uint32_t CONFIG44_R3;
    volatile uint8_t  Resv_704[4];
    volatile uint32_t CONFIG45_R1;
    volatile uint32_t CONFIG45_R2;
    volatile uint32_t CONFIG45_R3;
    volatile uint8_t  Resv_720[4];
    volatile uint32_t CONFIG46_R1;
    volatile uint32_t CONFIG46_R2;
    volatile uint32_t CONFIG46_R3;
    volatile uint8_t  Resv_736[4];
    volatile uint32_t CONFIG47_R1;
    volatile uint32_t CONFIG47_R2;
    volatile uint32_t CONFIG47_R3;
    volatile uint8_t  Resv_752[4];
    volatile uint32_t CONFIG48_R1;
    volatile uint32_t CONFIG48_R2;
    volatile uint32_t CONFIG48_R3;
    volatile uint8_t  Resv_768[4];
    volatile uint32_t CONFIG49_R1;
    volatile uint32_t CONFIG49_R2;
    volatile uint32_t CONFIG49_R3;
    volatile uint8_t  Resv_784[4];
    volatile uint32_t CONFIG50_R1;
    volatile uint32_t CONFIG50_R2;
    volatile uint32_t CONFIG50_R3;
    volatile uint8_t  Resv_800[4];
    volatile uint32_t CONFIG51_R1;
    volatile uint32_t CONFIG51_R2;
    volatile uint32_t CONFIG51_R3;
    volatile uint8_t  Resv_816[4];
    volatile uint32_t CONFIG52_R1;
    volatile uint32_t CONFIG52_R2;
    volatile uint32_t CONFIG52_R3;
    volatile uint8_t  Resv_832[4];
    volatile uint32_t CONFIG53_R1;
    volatile uint32_t CONFIG53_R2;
    volatile uint32_t CONFIG53_R3;
    volatile uint8_t  Resv_848[4];
    volatile uint32_t CONFIG54_R1;
    volatile uint32_t CONFIG54_R2;
    volatile uint32_t CONFIG54_R3;
    volatile uint8_t  Resv_864[4];
    volatile uint32_t CONFIG55_R1;
    volatile uint32_t CONFIG55_R2;
    volatile uint32_t CONFIG55_R3;
    volatile uint8_t  Resv_880[4];
    volatile uint32_t CONFIG56_R1;
    volatile uint32_t CONFIG56_R2;
    volatile uint32_t CONFIG56_R3;
    volatile uint8_t  Resv_896[4];
    volatile uint32_t CONFIG57_R1;
    volatile uint32_t CONFIG57_R2;
    volatile uint32_t CONFIG57_R3;
    volatile uint8_t  Resv_912[4];
    volatile uint32_t CONFIG58_R1;
    volatile uint32_t CONFIG58_R2;
    volatile uint32_t CONFIG58_R3;
    volatile uint8_t  Resv_928[4];
    volatile uint32_t CONFIG59_R1;
    volatile uint32_t CONFIG59_R2;
    volatile uint32_t CONFIG59_R3;
    volatile uint8_t  Resv_944[4];
    volatile uint32_t CONFIG60_R1;
    volatile uint32_t CONFIG60_R2;
    volatile uint32_t CONFIG60_R3;
    volatile uint8_t  Resv_960[4];
    volatile uint32_t CONFIG61_R1;
    volatile uint32_t CONFIG61_R2;
    volatile uint32_t CONFIG61_R3;
    volatile uint8_t  Resv_976[4];
    volatile uint32_t CONFIG62_R1;
    volatile uint32_t CONFIG62_R2;
    volatile uint32_t CONFIG62_R3;
    volatile uint8_t  Resv_992[4];
    volatile uint32_t CONFIG63_R1;
    volatile uint32_t CONFIG63_R2;
    volatile uint32_t CONFIG63_R3;
    volatile uint8_t  Resv_1008[4];
    volatile uint32_t CONFIG64_R1;
    volatile uint32_t CONFIG64_R2;
    volatile uint32_t CONFIG64_R3;
    volatile uint8_t  Resv_1024[4];
    volatile uint32_t CONFIG65_R1;
    volatile uint32_t CONFIG65_R2;
    volatile uint32_t CONFIG65_R3;
    volatile uint8_t  Resv_1040[4];
    volatile uint32_t CONFIG66_R1;
    volatile uint32_t CONFIG66_R2;
    volatile uint32_t CONFIG66_R3;
    volatile uint8_t  Resv_1056[4];
    volatile uint32_t CONFIG67_R1;
    volatile uint32_t CONFIG67_R2;
    volatile uint32_t CONFIG67_R3;
    volatile uint8_t  Resv_1072[4];
    volatile uint32_t CONFIG68_R1;
    volatile uint32_t CONFIG68_R2;
    volatile uint32_t CONFIG68_R3;
    volatile uint8_t  Resv_1088[4];
    volatile uint32_t CONFIG69_R1;
    volatile uint32_t CONFIG69_R2;
    volatile uint32_t CONFIG69_R3;
    volatile uint8_t  Resv_1104[4];
    volatile uint32_t CONFIG70_R1;
    volatile uint32_t CONFIG70_R2;
    volatile uint32_t CONFIG70_R3;
    volatile uint8_t  Resv_1120[4];
    volatile uint32_t CONFIG71_R1;
    volatile uint32_t CONFIG71_R2;
    volatile uint32_t CONFIG71_R3;
    volatile uint8_t  Resv_1136[4];
    volatile uint32_t CONFIG72_R1;
    volatile uint32_t CONFIG72_R2;
    volatile uint32_t CONFIG72_R3;
    volatile uint8_t  Resv_1152[4];
    volatile uint32_t CONFIG73_R1;
    volatile uint32_t CONFIG73_R2;
    volatile uint32_t CONFIG73_R3;
    volatile uint8_t  Resv_1168[4];
    volatile uint32_t CONFIG74_R1;
    volatile uint32_t CONFIG74_R2;
    volatile uint32_t CONFIG74_R3;
    volatile uint8_t  Resv_1184[4];
    volatile uint32_t CONFIG75_R1;
    volatile uint32_t CONFIG75_R2;
    volatile uint32_t CONFIG75_R3;
    volatile uint8_t  Resv_1200[4];
    volatile uint32_t CONFIG76_R1;
    volatile uint32_t CONFIG76_R2;
    volatile uint32_t CONFIG76_R3;
    volatile uint8_t  Resv_1216[4];
    volatile uint32_t CONFIG77_R1;
    volatile uint32_t CONFIG77_R2;
    volatile uint32_t CONFIG77_R3;
    volatile uint8_t  Resv_1232[4];
    volatile uint32_t CONFIG78_R1;
    volatile uint32_t CONFIG78_R2;
    volatile uint32_t CONFIG78_R3;
    volatile uint8_t  Resv_1248[4];
    volatile uint32_t CONFIG79_R1;
    volatile uint32_t CONFIG79_R2;
    volatile uint32_t CONFIG79_R3;
    volatile uint8_t  Resv_1264[4];
    volatile uint32_t CONFIG80_R1;
    volatile uint32_t CONFIG80_R2;
    volatile uint32_t CONFIG80_R3;
    volatile uint8_t  Resv_1280[4];
    volatile uint32_t CONFIG81_R1;
    volatile uint32_t CONFIG81_R2;
    volatile uint32_t CONFIG81_R3;
    volatile uint8_t  Resv_1296[4];
    volatile uint32_t CONFIG82_R1;
    volatile uint32_t CONFIG82_R2;
    volatile uint32_t CONFIG82_R3;
    volatile uint8_t  Resv_1312[4];
    volatile uint32_t CONFIG83_R1;
    volatile uint32_t CONFIG83_R2;
    volatile uint32_t CONFIG83_R3;
    volatile uint8_t  Resv_1328[4];
    volatile uint32_t CONFIG84_R1;
    volatile uint32_t CONFIG84_R2;
    volatile uint32_t CONFIG84_R3;
    volatile uint8_t  Resv_1344[4];
    volatile uint32_t CONFIG85_R1;
    volatile uint32_t CONFIG85_R2;
    volatile uint32_t CONFIG85_R3;
    volatile uint8_t  Resv_1360[4];
    volatile uint32_t CONFIG86_R1;
    volatile uint32_t CONFIG86_R2;
    volatile uint32_t CONFIG86_R3;
    volatile uint8_t  Resv_1376[4];
    volatile uint32_t CONFIG87_R1;
    volatile uint32_t CONFIG87_R2;
    volatile uint32_t CONFIG87_R3;
    volatile uint8_t  Resv_1392[4];
    volatile uint32_t CONFIG88_R1;
    volatile uint32_t CONFIG88_R2;
    volatile uint32_t CONFIG88_R3;
    volatile uint8_t  Resv_1408[4];
    volatile uint32_t CONFIG89_R1;
    volatile uint32_t CONFIG89_R2;
    volatile uint32_t CONFIG89_R3;
    volatile uint8_t  Resv_1424[4];
    volatile uint32_t CONFIG90_R1;
    volatile uint32_t CONFIG90_R2;
    volatile uint32_t CONFIG90_R3;
    volatile uint8_t  Resv_1440[4];
    volatile uint32_t CONFIG91_R1;
    volatile uint32_t CONFIG91_R2;
    volatile uint32_t CONFIG91_R3;
    volatile uint8_t  Resv_1456[4];
    volatile uint32_t CONFIG92_R1;
    volatile uint32_t CONFIG92_R2;
    volatile uint32_t CONFIG92_R3;
    volatile uint8_t  Resv_1472[4];
    volatile uint32_t CONFIG93_R1;
    volatile uint32_t CONFIG93_R2;
    volatile uint32_t CONFIG93_R3;
    volatile uint8_t  Resv_1488[4];
    volatile uint32_t CONFIG94_R1;
    volatile uint32_t CONFIG94_R2;
    volatile uint32_t CONFIG94_R3;
    volatile uint8_t  Resv_1504[4];
    volatile uint32_t CONFIG95_R1;
    volatile uint32_t CONFIG95_R2;
    volatile uint32_t CONFIG95_R3;
    volatile uint8_t  Resv_1520[4];
    volatile uint32_t CONFIG96_R1;
    volatile uint32_t CONFIG96_R2;
    volatile uint32_t CONFIG96_R3;
    volatile uint8_t  Resv_1536[4];
    volatile uint32_t CONFIG97_R1;
    volatile uint32_t CONFIG97_R2;
    volatile uint32_t CONFIG97_R3;
    volatile uint8_t  Resv_1552[4];
    volatile uint32_t CONFIG98_R1;
    volatile uint32_t CONFIG98_R2;
    volatile uint32_t CONFIG98_R3;
    volatile uint8_t  Resv_1568[4];
    volatile uint32_t CONFIG99_R1;
    volatile uint32_t CONFIG99_R2;
    volatile uint32_t CONFIG99_R3;
    volatile uint8_t  Resv_1584[4];
    volatile uint32_t CONFIG100_R1;
    volatile uint32_t CONFIG100_R2;
    volatile uint32_t CONFIG100_R3;
    volatile uint8_t  Resv_1600[4];
    volatile uint32_t CONFIG101_R1;
    volatile uint32_t CONFIG101_R2;
    volatile uint32_t CONFIG101_R3;
    volatile uint8_t  Resv_1616[4];
    volatile uint32_t CONFIG102_R1;
    volatile uint32_t CONFIG102_R2;
    volatile uint32_t CONFIG102_R3;
    volatile uint8_t  Resv_1632[4];
    volatile uint32_t CONFIG103_R1;
    volatile uint32_t CONFIG103_R2;
    volatile uint32_t CONFIG103_R3;
    volatile uint8_t  Resv_1648[4];
    volatile uint32_t CONFIG104_R1;
    volatile uint32_t CONFIG104_R2;
    volatile uint32_t CONFIG104_R3;
    volatile uint8_t  Resv_1664[4];
    volatile uint32_t CONFIG105_R1;
    volatile uint32_t CONFIG105_R2;
    volatile uint32_t CONFIG105_R3;
    volatile uint8_t  Resv_1680[4];
    volatile uint32_t CONFIG106_R1;
    volatile uint32_t CONFIG106_R2;
    volatile uint32_t CONFIG106_R3;
    volatile uint8_t  Resv_1696[4];
    volatile uint32_t CONFIG107_R1;
    volatile uint32_t CONFIG107_R2;
    volatile uint32_t CONFIG107_R3;
    volatile uint8_t  Resv_1712[4];
    volatile uint32_t CONFIG108_R1;
    volatile uint32_t CONFIG108_R2;
    volatile uint32_t CONFIG108_R3;
    volatile uint8_t  Resv_1728[4];
    volatile uint32_t CONFIG109_R1;
    volatile uint32_t CONFIG109_R2;
    volatile uint32_t CONFIG109_R3;
    volatile uint8_t  Resv_1744[4];
    volatile uint32_t CONFIG110_R1;
    volatile uint32_t CONFIG110_R2;
    volatile uint32_t CONFIG110_R3;
    volatile uint8_t  Resv_1760[4];
    volatile uint32_t CONFIG111_R1;
    volatile uint32_t CONFIG111_R2;
    volatile uint32_t CONFIG111_R3;
    volatile uint8_t  Resv_1776[4];
    volatile uint32_t CONFIG112_R1;
    volatile uint32_t CONFIG112_R2;
    volatile uint32_t CONFIG112_R3;
    volatile uint8_t  Resv_1792[4];
    volatile uint32_t CONFIG113_R1;
    volatile uint32_t CONFIG113_R2;
    volatile uint32_t CONFIG113_R3;
    volatile uint8_t  Resv_1808[4];
    volatile uint32_t CONFIG114_R1;
    volatile uint32_t CONFIG114_R2;
    volatile uint32_t CONFIG114_R3;
    volatile uint8_t  Resv_1824[4];
    volatile uint32_t CONFIG115_R1;
    volatile uint32_t CONFIG115_R2;
    volatile uint32_t CONFIG115_R3;
    volatile uint8_t  Resv_1840[4];
    volatile uint32_t CONFIG116_R1;
    volatile uint32_t CONFIG116_R2;
    volatile uint32_t CONFIG116_R3;
    volatile uint8_t  Resv_1856[4];
    volatile uint32_t CONFIG117_R1;
    volatile uint32_t CONFIG117_R2;
    volatile uint32_t CONFIG117_R3;
    volatile uint8_t  Resv_1872[4];
    volatile uint32_t CONFIG118_R1;
    volatile uint32_t CONFIG118_R2;
    volatile uint32_t CONFIG118_R3;
    volatile uint8_t  Resv_1888[4];
    volatile uint32_t CONFIG119_R1;
    volatile uint32_t CONFIG119_R2;
    volatile uint32_t CONFIG119_R3;
    volatile uint8_t  Resv_1904[4];
    volatile uint32_t CONFIG120_R1;
    volatile uint32_t CONFIG120_R2;
    volatile uint32_t CONFIG120_R3;
    volatile uint8_t  Resv_1920[4];
    volatile uint32_t CONFIG121_R1;
    volatile uint32_t CONFIG121_R2;
    volatile uint32_t CONFIG121_R3;
    volatile uint8_t  Resv_1936[4];
    volatile uint32_t CONFIG122_R1;
    volatile uint32_t CONFIG122_R2;
    volatile uint32_t CONFIG122_R3;
    volatile uint8_t  Resv_1952[4];
    volatile uint32_t CONFIG123_R1;
    volatile uint32_t CONFIG123_R2;
    volatile uint32_t CONFIG123_R3;
    volatile uint8_t  Resv_1968[4];
    volatile uint32_t CONFIG124_R1;
    volatile uint32_t CONFIG124_R2;
    volatile uint32_t CONFIG124_R3;
    volatile uint8_t  Resv_1984[4];
    volatile uint32_t CONFIG125_R1;
    volatile uint32_t CONFIG125_R2;
    volatile uint32_t CONFIG125_R3;
    volatile uint8_t  Resv_2000[4];
    volatile uint32_t CONFIG126_R1;
    volatile uint32_t CONFIG126_R2;
    volatile uint32_t CONFIG126_R3;
    volatile uint8_t  Resv_2016[4];
    volatile uint32_t CONFIG127_R1;
    volatile uint32_t CONFIG127_R2;
    volatile uint32_t CONFIG127_R3;
    volatile uint8_t  Resv_2032[4];
    volatile uint32_t CONFIG128_R1;
    volatile uint32_t CONFIG128_R2;
    volatile uint32_t CONFIG128_R3;
    volatile uint8_t  Resv_2048[4];
    volatile uint32_t CONFIG129_R1;
    volatile uint32_t CONFIG129_R2;
    volatile uint32_t CONFIG129_R3;
    volatile uint8_t  Resv_2064[4];
    volatile uint32_t CONFIG130_R1;
    volatile uint32_t CONFIG130_R2;
    volatile uint32_t CONFIG130_R3;
    volatile uint8_t  Resv_2080[4];
    volatile uint32_t CONFIG131_R1;
    volatile uint32_t CONFIG131_R2;
    volatile uint32_t CONFIG131_R3;
    volatile uint8_t  Resv_2096[4];
    volatile uint32_t CONFIG132_R1;
    volatile uint32_t CONFIG132_R2;
    volatile uint32_t CONFIG132_R3;
    volatile uint8_t  Resv_2112[4];
    volatile uint32_t CONFIG133_R1;
    volatile uint32_t CONFIG133_R2;
    volatile uint32_t CONFIG133_R3;
    volatile uint8_t  Resv_2128[4];
    volatile uint32_t CONFIG134_R1;
    volatile uint32_t CONFIG134_R2;
    volatile uint32_t CONFIG134_R3;
    volatile uint8_t  Resv_2144[4];
    volatile uint32_t CONFIG135_R1;
    volatile uint32_t CONFIG135_R2;
    volatile uint32_t CONFIG135_R3;
    volatile uint8_t  Resv_2160[4];
    volatile uint32_t CONFIG136_R1;
    volatile uint32_t CONFIG136_R2;
    volatile uint32_t CONFIG136_R3;
    volatile uint8_t  Resv_2176[4];
    volatile uint32_t CONFIG137_R1;
    volatile uint32_t CONFIG137_R2;
    volatile uint32_t CONFIG137_R3;
    volatile uint8_t  Resv_2192[4];
    volatile uint32_t CONFIG138_R1;
    volatile uint32_t CONFIG138_R2;
    volatile uint32_t CONFIG138_R3;
    volatile uint8_t  Resv_2208[4];
    volatile uint32_t CONFIG139_R1;
    volatile uint32_t CONFIG139_R2;
    volatile uint32_t CONFIG139_R3;
    volatile uint8_t  Resv_2224[4];
    volatile uint32_t CONFIG140_R1;
    volatile uint32_t CONFIG140_R2;
    volatile uint32_t CONFIG140_R3;
    volatile uint8_t  Resv_2240[4];
    volatile uint32_t CONFIG141_R1;
    volatile uint32_t CONFIG141_R2;
    volatile uint32_t CONFIG141_R3;
    volatile uint8_t  Resv_2256[4];
    volatile uint32_t CONFIG142_R1;
    volatile uint32_t CONFIG142_R2;
    volatile uint32_t CONFIG142_R3;
    volatile uint8_t  Resv_2272[4];
    volatile uint32_t CONFIG143_R1;
    volatile uint32_t CONFIG143_R2;
    volatile uint32_t CONFIG143_R3;
    volatile uint8_t  Resv_2288[4];
    volatile uint32_t CONFIG144_R1;
    volatile uint32_t CONFIG144_R2;
    volatile uint32_t CONFIG144_R3;
    volatile uint8_t  Resv_2304[4];
    volatile uint32_t CONFIG145_R1;
    volatile uint32_t CONFIG145_R2;
    volatile uint32_t CONFIG145_R3;
    volatile uint8_t  Resv_2320[4];
    volatile uint32_t CONFIG146_R1;
    volatile uint32_t CONFIG146_R2;
    volatile uint32_t CONFIG146_R3;
    volatile uint8_t  Resv_2336[4];
    volatile uint32_t CONFIG147_R1;
    volatile uint32_t CONFIG147_R2;
    volatile uint32_t CONFIG147_R3;
    volatile uint8_t  Resv_2352[4];
    volatile uint32_t CONFIG148_R1;
    volatile uint32_t CONFIG148_R2;
    volatile uint32_t CONFIG148_R3;
    volatile uint8_t  Resv_2368[4];
    volatile uint32_t CONFIG149_R1;
    volatile uint32_t CONFIG149_R2;
    volatile uint32_t CONFIG149_R3;
    volatile uint8_t  Resv_2384[4];
    volatile uint32_t CONFIG150_R1;
    volatile uint32_t CONFIG150_R2;
    volatile uint32_t CONFIG150_R3;
    volatile uint8_t  Resv_2400[4];
    volatile uint32_t CONFIG151_R1;
    volatile uint32_t CONFIG151_R2;
    volatile uint32_t CONFIG151_R3;
    volatile uint8_t  Resv_2416[4];
    volatile uint32_t CONFIG152_R1;
    volatile uint32_t CONFIG152_R2;
    volatile uint32_t CONFIG152_R3;
    volatile uint8_t  Resv_2432[4];
    volatile uint32_t CONFIG153_R1;
    volatile uint32_t CONFIG153_R2;
    volatile uint32_t CONFIG153_R3;
    volatile uint8_t  Resv_2448[4];
    volatile uint32_t CONFIG154_R1;
    volatile uint32_t CONFIG154_R2;
    volatile uint32_t CONFIG154_R3;
    volatile uint8_t  Resv_2464[4];
    volatile uint32_t CONFIG155_R1;
    volatile uint32_t CONFIG155_R2;
    volatile uint32_t CONFIG155_R3;
    volatile uint8_t  Resv_2480[4];
    volatile uint32_t CONFIG156_R1;
    volatile uint32_t CONFIG156_R2;
    volatile uint32_t CONFIG156_R3;
    volatile uint8_t  Resv_2496[4];
    volatile uint32_t CONFIG157_R1;
    volatile uint32_t CONFIG157_R2;
    volatile uint32_t CONFIG157_R3;
    volatile uint8_t  Resv_2512[4];
    volatile uint32_t CONFIG158_R1;
    volatile uint32_t CONFIG158_R2;
    volatile uint32_t CONFIG158_R3;
    volatile uint8_t  Resv_2528[4];
    volatile uint32_t CONFIG159_R1;
    volatile uint32_t CONFIG159_R2;
    volatile uint32_t CONFIG159_R3;
    volatile uint8_t  Resv_2544[4];
    volatile uint32_t CONFIG160_R1;
    volatile uint32_t CONFIG160_R2;
    volatile uint32_t CONFIG160_R3;
    volatile uint8_t  Resv_2560[4];
    volatile uint32_t CONFIG161_R1;
    volatile uint32_t CONFIG161_R2;
    volatile uint32_t CONFIG161_R3;
    volatile uint8_t  Resv_2576[4];
    volatile uint32_t CONFIG162_R1;
    volatile uint32_t CONFIG162_R2;
    volatile uint32_t CONFIG162_R3;
    volatile uint8_t  Resv_2592[4];
    volatile uint32_t CONFIG163_R1;
    volatile uint32_t CONFIG163_R2;
    volatile uint32_t CONFIG163_R3;
    volatile uint8_t  Resv_2608[4];
    volatile uint32_t CONFIG164_R1;
    volatile uint32_t CONFIG164_R2;
    volatile uint32_t CONFIG164_R3;
    volatile uint8_t  Resv_2624[4];
    volatile uint32_t CONFIG165_R1;
    volatile uint32_t CONFIG165_R2;
    volatile uint32_t CONFIG165_R3;
    volatile uint8_t  Resv_2640[4];
    volatile uint32_t CONFIG166_R1;
    volatile uint32_t CONFIG166_R2;
    volatile uint32_t CONFIG166_R3;
    volatile uint8_t  Resv_2656[4];
    volatile uint32_t CONFIG167_R1;
    volatile uint32_t CONFIG167_R2;
    volatile uint32_t CONFIG167_R3;
    volatile uint8_t  Resv_2672[4];
    volatile uint32_t CONFIG168_R1;
    volatile uint32_t CONFIG168_R2;
    volatile uint32_t CONFIG168_R3;
    volatile uint8_t  Resv_2688[4];
    volatile uint32_t CONFIG169_R1;
    volatile uint32_t CONFIG169_R2;
    volatile uint32_t CONFIG169_R3;
    volatile uint8_t  Resv_2704[4];
    volatile uint32_t CONFIG170_R1;
    volatile uint32_t CONFIG170_R2;
    volatile uint32_t CONFIG170_R3;
    volatile uint8_t  Resv_2720[4];
    volatile uint32_t CONFIG171_R1;
    volatile uint32_t CONFIG171_R2;
    volatile uint32_t CONFIG171_R3;
    volatile uint8_t  Resv_2736[4];
    volatile uint32_t CONFIG172_R1;
    volatile uint32_t CONFIG172_R2;
    volatile uint32_t CONFIG172_R3;
    volatile uint8_t  Resv_2752[4];
    volatile uint32_t CONFIG173_R1;
    volatile uint32_t CONFIG173_R2;
    volatile uint32_t CONFIG173_R3;
    volatile uint8_t  Resv_2768[4];
    volatile uint32_t CONFIG174_R1;
    volatile uint32_t CONFIG174_R2;
    volatile uint32_t CONFIG174_R3;
    volatile uint8_t  Resv_2784[4];
    volatile uint32_t CONFIG175_R1;
    volatile uint32_t CONFIG175_R2;
    volatile uint32_t CONFIG175_R3;
    volatile uint8_t  Resv_2800[4];
    volatile uint32_t CONFIG176_R1;
    volatile uint32_t CONFIG176_R2;
    volatile uint32_t CONFIG176_R3;
    volatile uint8_t  Resv_2816[4];
    volatile uint32_t CONFIG177_R1;
    volatile uint32_t CONFIG177_R2;
    volatile uint32_t CONFIG177_R3;
    volatile uint8_t  Resv_2832[4];
    volatile uint32_t CONFIG178_R1;
    volatile uint32_t CONFIG178_R2;
    volatile uint32_t CONFIG178_R3;
    volatile uint8_t  Resv_2848[4];
    volatile uint32_t CONFIG179_R1;
    volatile uint32_t CONFIG179_R2;
    volatile uint32_t CONFIG179_R3;
    volatile uint8_t  Resv_2864[4];
    volatile uint32_t CONFIG180_R1;
    volatile uint32_t CONFIG180_R2;
    volatile uint32_t CONFIG180_R3;
    volatile uint8_t  Resv_2880[4];
    volatile uint32_t CONFIG181_R1;
    volatile uint32_t CONFIG181_R2;
    volatile uint32_t CONFIG181_R3;
    volatile uint8_t  Resv_2896[4];
    volatile uint32_t CONFIG182_R1;
    volatile uint32_t CONFIG182_R2;
    volatile uint32_t CONFIG182_R3;
    volatile uint8_t  Resv_2912[4];
    volatile uint32_t CONFIG183_R1;
    volatile uint32_t CONFIG183_R2;
    volatile uint32_t CONFIG183_R3;
    volatile uint8_t  Resv_2928[4];
    volatile uint32_t CONFIG184_R1;
    volatile uint32_t CONFIG184_R2;
    volatile uint32_t CONFIG184_R3;
    volatile uint8_t  Resv_2944[4];
    volatile uint32_t CONFIG185_R1;
    volatile uint32_t CONFIG185_R2;
    volatile uint32_t CONFIG185_R3;
    volatile uint8_t  Resv_2960[4];
    volatile uint32_t CONFIG186_R1;
    volatile uint32_t CONFIG186_R2;
    volatile uint32_t CONFIG186_R3;
    volatile uint8_t  Resv_2976[4];
    volatile uint32_t CONFIG187_R1;
    volatile uint32_t CONFIG187_R2;
    volatile uint32_t CONFIG187_R3;
    volatile uint8_t  Resv_2992[4];
    volatile uint32_t CONFIG188_R1;
    volatile uint32_t CONFIG188_R2;
    volatile uint32_t CONFIG188_R3;
    volatile uint8_t  Resv_3008[4];
    volatile uint32_t CONFIG189_R1;
    volatile uint32_t CONFIG189_R2;
    volatile uint32_t CONFIG189_R3;
    volatile uint8_t  Resv_3024[4];
    volatile uint32_t CONFIG190_R1;
    volatile uint32_t CONFIG190_R2;
    volatile uint32_t CONFIG190_R3;
    volatile uint8_t  Resv_3040[4];
    volatile uint32_t CONFIG191_R1;
    volatile uint32_t CONFIG191_R2;
    volatile uint32_t CONFIG191_R3;
    volatile uint8_t  Resv_3056[4];
    volatile uint32_t CONFIG192_R1;
    volatile uint32_t CONFIG192_R2;
    volatile uint32_t CONFIG192_R3;
    volatile uint8_t  Resv_3072[4];
    volatile uint32_t CONFIG193_R1;
    volatile uint32_t CONFIG193_R2;
    volatile uint32_t CONFIG193_R3;
    volatile uint8_t  Resv_3088[4];
    volatile uint32_t CONFIG194_R1;
    volatile uint32_t CONFIG194_R2;
    volatile uint32_t CONFIG194_R3;
    volatile uint8_t  Resv_3104[4];
    volatile uint32_t CONFIG195_R1;
    volatile uint32_t CONFIG195_R2;
    volatile uint32_t CONFIG195_R3;
    volatile uint8_t  Resv_3120[4];
    volatile uint32_t CONFIG196_R1;
    volatile uint32_t CONFIG196_R2;
    volatile uint32_t CONFIG196_R3;
    volatile uint8_t  Resv_3136[4];
    volatile uint32_t CONFIG197_R1;
    volatile uint32_t CONFIG197_R2;
    volatile uint32_t CONFIG197_R3;
    volatile uint8_t  Resv_3152[4];
    volatile uint32_t CONFIG198_R1;
    volatile uint32_t CONFIG198_R2;
    volatile uint32_t CONFIG198_R3;
    volatile uint8_t  Resv_3168[4];
    volatile uint32_t CONFIG199_R1;
    volatile uint32_t CONFIG199_R2;
    volatile uint32_t CONFIG199_R3;
    volatile uint8_t  Resv_3184[4];
    volatile uint32_t CONFIG200_R1;
    volatile uint32_t CONFIG200_R2;
    volatile uint32_t CONFIG200_R3;
    volatile uint8_t  Resv_3200[4];
    volatile uint32_t CONFIG201_R1;
    volatile uint32_t CONFIG201_R2;
    volatile uint32_t CONFIG201_R3;
    volatile uint8_t  Resv_3216[4];
    volatile uint32_t CONFIG202_R1;
    volatile uint32_t CONFIG202_R2;
    volatile uint32_t CONFIG202_R3;
    volatile uint8_t  Resv_3232[4];
    volatile uint32_t CONFIG203_R1;
    volatile uint32_t CONFIG203_R2;
    volatile uint32_t CONFIG203_R3;
    volatile uint8_t  Resv_3248[4];
    volatile uint32_t CONFIG204_R1;
    volatile uint32_t CONFIG204_R2;
    volatile uint32_t CONFIG204_R3;
    volatile uint8_t  Resv_3264[4];
    volatile uint32_t CONFIG205_R1;
    volatile uint32_t CONFIG205_R2;
    volatile uint32_t CONFIG205_R3;
    volatile uint8_t  Resv_3280[4];
    volatile uint32_t CONFIG206_R1;
    volatile uint32_t CONFIG206_R2;
    volatile uint32_t CONFIG206_R3;
    volatile uint8_t  Resv_3296[4];
    volatile uint32_t CONFIG207_R1;
    volatile uint32_t CONFIG207_R2;
    volatile uint32_t CONFIG207_R3;
    volatile uint8_t  Resv_3312[4];
    volatile uint32_t CONFIG208_R1;
    volatile uint32_t CONFIG208_R2;
    volatile uint32_t CONFIG208_R3;
    volatile uint8_t  Resv_3328[4];
    volatile uint32_t CONFIG209_R1;
    volatile uint32_t CONFIG209_R2;
    volatile uint32_t CONFIG209_R3;
    volatile uint8_t  Resv_3344[4];
    volatile uint32_t CONFIG210_R1;
    volatile uint32_t CONFIG210_R2;
    volatile uint32_t CONFIG210_R3;
    volatile uint8_t  Resv_3360[4];
    volatile uint32_t CONFIG211_R1;
    volatile uint32_t CONFIG211_R2;
    volatile uint32_t CONFIG211_R3;
    volatile uint8_t  Resv_3376[4];
    volatile uint32_t CONFIG212_R1;
    volatile uint32_t CONFIG212_R2;
    volatile uint32_t CONFIG212_R3;
    volatile uint8_t  Resv_3392[4];
    volatile uint32_t CONFIG213_R1;
    volatile uint32_t CONFIG213_R2;
    volatile uint32_t CONFIG213_R3;
    volatile uint8_t  Resv_3408[4];
    volatile uint32_t CONFIG214_R1;
    volatile uint32_t CONFIG214_R2;
    volatile uint32_t CONFIG214_R3;
    volatile uint8_t  Resv_3424[4];
    volatile uint32_t CONFIG215_R1;
    volatile uint32_t CONFIG215_R2;
    volatile uint32_t CONFIG215_R3;
    volatile uint8_t  Resv_3440[4];
    volatile uint32_t CONFIG216_R1;
    volatile uint32_t CONFIG216_R2;
    volatile uint32_t CONFIG216_R3;
    volatile uint8_t  Resv_3456[4];
    volatile uint32_t CONFIG217_R1;
    volatile uint32_t CONFIG217_R2;
    volatile uint32_t CONFIG217_R3;
    volatile uint8_t  Resv_3472[4];
    volatile uint32_t CONFIG218_R1;
    volatile uint32_t CONFIG218_R2;
    volatile uint32_t CONFIG218_R3;
    volatile uint8_t  Resv_3488[4];
    volatile uint32_t CONFIG219_R1;
    volatile uint32_t CONFIG219_R2;
    volatile uint32_t CONFIG219_R3;
    volatile uint8_t  Resv_3504[4];
    volatile uint32_t CONFIG220_R1;
    volatile uint32_t CONFIG220_R2;
    volatile uint32_t CONFIG220_R3;
    volatile uint8_t  Resv_3520[4];
    volatile uint32_t CONFIG221_R1;
    volatile uint32_t CONFIG221_R2;
    volatile uint32_t CONFIG221_R3;
    volatile uint8_t  Resv_3536[4];
    volatile uint32_t CONFIG222_R1;
    volatile uint32_t CONFIG222_R2;
    volatile uint32_t CONFIG222_R3;
    volatile uint8_t  Resv_3552[4];
    volatile uint32_t CONFIG223_R1;
    volatile uint32_t CONFIG223_R2;
    volatile uint32_t CONFIG223_R3;
    volatile uint8_t  Resv_3568[4];
    volatile uint32_t CONFIG224_R1;
    volatile uint32_t CONFIG224_R2;
    volatile uint32_t CONFIG224_R3;
    volatile uint8_t  Resv_3584[4];
    volatile uint32_t CONFIG225_R1;
    volatile uint32_t CONFIG225_R2;
    volatile uint32_t CONFIG225_R3;
    volatile uint8_t  Resv_3600[4];
    volatile uint32_t CONFIG226_R1;
    volatile uint32_t CONFIG226_R2;
    volatile uint32_t CONFIG226_R3;
    volatile uint8_t  Resv_3616[4];
    volatile uint32_t CONFIG227_R1;
    volatile uint32_t CONFIG227_R2;
    volatile uint32_t CONFIG227_R3;
    volatile uint8_t  Resv_3632[4];
    volatile uint32_t CONFIG228_R1;
    volatile uint32_t CONFIG228_R2;
    volatile uint32_t CONFIG228_R3;
    volatile uint8_t  Resv_3648[4];
    volatile uint32_t CONFIG229_R1;
    volatile uint32_t CONFIG229_R2;
    volatile uint32_t CONFIG229_R3;
    volatile uint8_t  Resv_3664[4];
    volatile uint32_t CONFIG230_R1;
    volatile uint32_t CONFIG230_R2;
    volatile uint32_t CONFIG230_R3;
    volatile uint8_t  Resv_3680[4];
    volatile uint32_t CONFIG231_R1;
    volatile uint32_t CONFIG231_R2;
    volatile uint32_t CONFIG231_R3;
    volatile uint8_t  Resv_3696[4];
    volatile uint32_t CONFIG232_R1;
    volatile uint32_t CONFIG232_R2;
    volatile uint32_t CONFIG232_R3;
    volatile uint8_t  Resv_3712[4];
    volatile uint32_t CONFIG233_R1;
    volatile uint32_t CONFIG233_R2;
    volatile uint32_t CONFIG233_R3;
    volatile uint8_t  Resv_3728[4];
    volatile uint32_t CONFIG234_R1;
    volatile uint32_t CONFIG234_R2;
    volatile uint32_t CONFIG234_R3;
    volatile uint8_t  Resv_3744[4];
    volatile uint32_t CONFIG235_R1;
    volatile uint32_t CONFIG235_R2;
    volatile uint32_t CONFIG235_R3;
    volatile uint8_t  Resv_3760[4];
    volatile uint32_t CONFIG236_R1;
    volatile uint32_t CONFIG236_R2;
    volatile uint32_t CONFIG236_R3;
    volatile uint8_t  Resv_3776[4];
    volatile uint32_t CONFIG237_R1;
    volatile uint32_t CONFIG237_R2;
    volatile uint32_t CONFIG237_R3;
    volatile uint8_t  Resv_3792[4];
    volatile uint32_t CONFIG238_R1;
    volatile uint32_t CONFIG238_R2;
    volatile uint32_t CONFIG238_R3;
    volatile uint8_t  Resv_3808[4];
    volatile uint32_t CONFIG239_R1;
    volatile uint32_t CONFIG239_R2;
    volatile uint32_t CONFIG239_R3;
    volatile uint8_t  Resv_3824[4];
    volatile uint32_t CONFIG240_R1;
    volatile uint32_t CONFIG240_R2;
    volatile uint32_t CONFIG240_R3;
    volatile uint8_t  Resv_3840[4];
    volatile uint32_t CONFIG241_R1;
    volatile uint32_t CONFIG241_R2;
    volatile uint32_t CONFIG241_R3;
    volatile uint8_t  Resv_3856[4];
    volatile uint32_t CONFIG242_R1;
    volatile uint32_t CONFIG242_R2;
    volatile uint32_t CONFIG242_R3;
    volatile uint8_t  Resv_3872[4];
    volatile uint32_t CONFIG243_R1;
    volatile uint32_t CONFIG243_R2;
    volatile uint32_t CONFIG243_R3;
    volatile uint8_t  Resv_3888[4];
    volatile uint32_t CONFIG244_R1;
    volatile uint32_t CONFIG244_R2;
    volatile uint32_t CONFIG244_R3;
    volatile uint8_t  Resv_3904[4];
    volatile uint32_t CONFIG245_R1;
    volatile uint32_t CONFIG245_R2;
    volatile uint32_t CONFIG245_R3;
    volatile uint8_t  Resv_3920[4];
    volatile uint32_t CONFIG246_R1;
    volatile uint32_t CONFIG246_R2;
    volatile uint32_t CONFIG246_R3;
    volatile uint8_t  Resv_3936[4];
    volatile uint32_t CONFIG247_R1;
    volatile uint32_t CONFIG247_R2;
    volatile uint32_t CONFIG247_R3;
    volatile uint8_t  Resv_3952[4];
    volatile uint32_t CONFIG248_R1;
    volatile uint32_t CONFIG248_R2;
    volatile uint32_t CONFIG248_R3;
    volatile uint8_t  Resv_3968[4];
    volatile uint32_t CONFIG249_R1;
    volatile uint32_t CONFIG249_R2;
    volatile uint32_t CONFIG249_R3;
    volatile uint8_t  Resv_3984[4];
    volatile uint32_t CONFIG250_R1;
    volatile uint32_t CONFIG250_R2;
    volatile uint32_t CONFIG250_R3;
    volatile uint8_t  Resv_4000[4];
    volatile uint32_t CONFIG251_R1;
    volatile uint32_t CONFIG251_R2;
    volatile uint32_t CONFIG251_R3;
    volatile uint8_t  Resv_4016[4];
    volatile uint32_t CONFIG252_R1;
    volatile uint32_t CONFIG252_R2;
    volatile uint32_t CONFIG252_R3;
    volatile uint8_t  Resv_4032[4];
    volatile uint32_t CONFIG253_R1;
    volatile uint32_t CONFIG253_R2;
    volatile uint32_t CONFIG253_R3;
    volatile uint8_t  Resv_4048[4];
    volatile uint32_t CONFIG254_R1;
    volatile uint32_t CONFIG254_R2;
    volatile uint32_t CONFIG254_R3;
    volatile uint8_t  Resv_4064[4];
    volatile uint32_t CONFIG255_R1;
    volatile uint32_t CONFIG255_R2;
    volatile uint32_t CONFIG255_R3;
    volatile uint8_t  Resv_4080[4];
    volatile uint32_t CONFIG256_R1;
    volatile uint32_t CONFIG256_R2;
    volatile uint32_t CONFIG256_R3;
    volatile uint8_t  Resv_4096[4];
    volatile uint32_t CONFIG257_R1;
    volatile uint32_t CONFIG257_R2;
    volatile uint32_t CONFIG257_R3;
    volatile uint8_t  Resv_4112[4];
    volatile uint32_t CONFIG258_R1;
    volatile uint32_t CONFIG258_R2;
    volatile uint32_t CONFIG258_R3;
    volatile uint8_t  Resv_4128[4];
    volatile uint32_t CONFIG259_R1;
    volatile uint32_t CONFIG259_R2;
    volatile uint32_t CONFIG259_R3;
    volatile uint8_t  Resv_4144[4];
    volatile uint32_t CONFIG260_R1;
    volatile uint32_t CONFIG260_R2;
    volatile uint32_t CONFIG260_R3;
    volatile uint8_t  Resv_4160[4];
    volatile uint32_t CONFIG261_R1;
    volatile uint32_t CONFIG261_R2;
    volatile uint32_t CONFIG261_R3;
    volatile uint8_t  Resv_4176[4];
    volatile uint32_t CONFIG262_R1;
    volatile uint32_t CONFIG262_R2;
    volatile uint32_t CONFIG262_R3;
    volatile uint8_t  Resv_4192[4];
    volatile uint32_t CONFIG263_R1;
    volatile uint32_t CONFIG263_R2;
    volatile uint32_t CONFIG263_R3;
    volatile uint8_t  Resv_4208[4];
    volatile uint32_t CONFIG264_R1;
    volatile uint32_t CONFIG264_R2;
    volatile uint32_t CONFIG264_R3;
    volatile uint8_t  Resv_4224[4];
    volatile uint32_t CONFIG265_R1;
    volatile uint32_t CONFIG265_R2;
    volatile uint32_t CONFIG265_R3;
    volatile uint8_t  Resv_4240[4];
    volatile uint32_t CONFIG266_R1;
    volatile uint32_t CONFIG266_R2;
    volatile uint32_t CONFIG266_R3;
    volatile uint8_t  Resv_4256[4];
    volatile uint32_t CONFIG267_R1;
    volatile uint32_t CONFIG267_R2;
    volatile uint32_t CONFIG267_R3;
    volatile uint8_t  Resv_4272[4];
    volatile uint32_t CONFIG268_R1;
    volatile uint32_t CONFIG268_R2;
    volatile uint32_t CONFIG268_R3;
    volatile uint8_t  Resv_4288[4];
    volatile uint32_t CONFIG269_R1;
    volatile uint32_t CONFIG269_R2;
    volatile uint32_t CONFIG269_R3;
    volatile uint8_t  Resv_4304[4];
    volatile uint32_t CONFIG270_R1;
    volatile uint32_t CONFIG270_R2;
    volatile uint32_t CONFIG270_R3;
    volatile uint8_t  Resv_4320[4];
    volatile uint32_t CONFIG271_R1;
    volatile uint32_t CONFIG271_R2;
    volatile uint32_t CONFIG271_R3;
    volatile uint8_t  Resv_4336[4];
    volatile uint32_t CONFIG272_R1;
    volatile uint32_t CONFIG272_R2;
    volatile uint32_t CONFIG272_R3;
    volatile uint8_t  Resv_4352[4];
    volatile uint32_t CONFIG273_R1;
    volatile uint32_t CONFIG273_R2;
    volatile uint32_t CONFIG273_R3;
    volatile uint8_t  Resv_4368[4];
    volatile uint32_t CONFIG274_R1;
    volatile uint32_t CONFIG274_R2;
    volatile uint32_t CONFIG274_R3;
    volatile uint8_t  Resv_4384[4];
    volatile uint32_t CONFIG275_R1;
    volatile uint32_t CONFIG275_R2;
    volatile uint32_t CONFIG275_R3;
    volatile uint8_t  Resv_4400[4];
    volatile uint32_t CONFIG276_R1;
    volatile uint32_t CONFIG276_R2;
    volatile uint32_t CONFIG276_R3;
    volatile uint8_t  Resv_4416[4];
    volatile uint32_t CONFIG277_R1;
    volatile uint32_t CONFIG277_R2;
    volatile uint32_t CONFIG277_R3;
    volatile uint8_t  Resv_4432[4];
    volatile uint32_t CONFIG278_R1;
    volatile uint32_t CONFIG278_R2;
    volatile uint32_t CONFIG278_R3;
    volatile uint8_t  Resv_4448[4];
    volatile uint32_t CONFIG279_R1;
    volatile uint32_t CONFIG279_R2;
    volatile uint32_t CONFIG279_R3;
    volatile uint8_t  Resv_4464[4];
    volatile uint32_t CONFIG280_R1;
    volatile uint32_t CONFIG280_R2;
    volatile uint32_t CONFIG280_R3;
    volatile uint8_t  Resv_4480[4];
    volatile uint32_t CONFIG281_R1;
    volatile uint32_t CONFIG281_R2;
    volatile uint32_t CONFIG281_R3;
    volatile uint8_t  Resv_4496[4];
    volatile uint32_t CONFIG282_R1;
    volatile uint32_t CONFIG282_R2;
    volatile uint32_t CONFIG282_R3;
    volatile uint8_t  Resv_4512[4];
    volatile uint32_t CONFIG283_R1;
    volatile uint32_t CONFIG283_R2;
    volatile uint32_t CONFIG283_R3;
    volatile uint8_t  Resv_4528[4];
    volatile uint32_t CONFIG284_R1;
    volatile uint32_t CONFIG284_R2;
    volatile uint32_t CONFIG284_R3;
    volatile uint8_t  Resv_4544[4];
    volatile uint32_t CONFIG285_R1;
    volatile uint32_t CONFIG285_R2;
    volatile uint32_t CONFIG285_R3;
    volatile uint8_t  Resv_4560[4];
    volatile uint32_t CONFIG286_R1;
    volatile uint32_t CONFIG286_R2;
    volatile uint32_t CONFIG286_R3;
    volatile uint8_t  Resv_4576[4];
    volatile uint32_t CONFIG287_R1;
    volatile uint32_t CONFIG287_R2;
    volatile uint32_t CONFIG287_R3;
    volatile uint8_t  Resv_4592[4];
    volatile uint32_t CONFIG288_R1;
    volatile uint32_t CONFIG288_R2;
    volatile uint32_t CONFIG288_R3;
    volatile uint8_t  Resv_4608[4];
    volatile uint32_t CONFIG289_R1;
    volatile uint32_t CONFIG289_R2;
    volatile uint32_t CONFIG289_R3;
    volatile uint8_t  Resv_4624[4];
    volatile uint32_t CONFIG290_R1;
    volatile uint32_t CONFIG290_R2;
    volatile uint32_t CONFIG290_R3;
    volatile uint8_t  Resv_4640[4];
    volatile uint32_t CONFIG291_R1;
    volatile uint32_t CONFIG291_R2;
    volatile uint32_t CONFIG291_R3;
    volatile uint8_t  Resv_4656[4];
    volatile uint32_t CONFIG292_R1;
    volatile uint32_t CONFIG292_R2;
    volatile uint32_t CONFIG292_R3;
    volatile uint8_t  Resv_4672[4];
    volatile uint32_t CONFIG293_R1;
    volatile uint32_t CONFIG293_R2;
    volatile uint32_t CONFIG293_R3;
    volatile uint8_t  Resv_4688[4];
    volatile uint32_t CONFIG294_R1;
    volatile uint32_t CONFIG294_R2;
    volatile uint32_t CONFIG294_R3;
    volatile uint8_t  Resv_4704[4];
    volatile uint32_t CONFIG295_R1;
    volatile uint32_t CONFIG295_R2;
    volatile uint32_t CONFIG295_R3;
    volatile uint8_t  Resv_4720[4];
    volatile uint32_t CONFIG296_R1;
    volatile uint32_t CONFIG296_R2;
    volatile uint32_t CONFIG296_R3;
    volatile uint8_t  Resv_4736[4];
    volatile uint32_t CONFIG297_R1;
    volatile uint32_t CONFIG297_R2;
    volatile uint32_t CONFIG297_R3;
    volatile uint8_t  Resv_4752[4];
    volatile uint32_t CONFIG298_R1;
    volatile uint32_t CONFIG298_R2;
    volatile uint32_t CONFIG298_R3;
    volatile uint8_t  Resv_4768[4];
    volatile uint32_t CONFIG299_R1;
    volatile uint32_t CONFIG299_R2;
    volatile uint32_t CONFIG299_R3;
    volatile uint8_t  Resv_4784[4];
    volatile uint32_t CONFIG300_R1;
    volatile uint32_t CONFIG300_R2;
    volatile uint32_t CONFIG300_R3;
    volatile uint8_t  Resv_4800[4];
    volatile uint32_t CONFIG301_R1;
    volatile uint32_t CONFIG301_R2;
    volatile uint32_t CONFIG301_R3;
    volatile uint8_t  Resv_4816[4];
    volatile uint32_t CONFIG302_R1;
    volatile uint32_t CONFIG302_R2;
    volatile uint32_t CONFIG302_R3;
    volatile uint8_t  Resv_4832[4];
    volatile uint32_t CONFIG303_R1;
    volatile uint32_t CONFIG303_R2;
    volatile uint32_t CONFIG303_R3;
    volatile uint8_t  Resv_4848[4];
    volatile uint32_t CONFIG304_R1;
    volatile uint32_t CONFIG304_R2;
    volatile uint32_t CONFIG304_R3;
    volatile uint8_t  Resv_4864[4];
    volatile uint32_t CONFIG305_R1;
    volatile uint32_t CONFIG305_R2;
    volatile uint32_t CONFIG305_R3;
    volatile uint8_t  Resv_4880[4];
    volatile uint32_t CONFIG306_R1;
    volatile uint32_t CONFIG306_R2;
    volatile uint32_t CONFIG306_R3;
    volatile uint8_t  Resv_4896[4];
    volatile uint32_t CONFIG307_R1;
    volatile uint32_t CONFIG307_R2;
    volatile uint32_t CONFIG307_R3;
    volatile uint8_t  Resv_4912[4];
    volatile uint32_t CONFIG308_R1;
    volatile uint32_t CONFIG308_R2;
    volatile uint32_t CONFIG308_R3;
    volatile uint8_t  Resv_4928[4];
    volatile uint32_t CONFIG309_R1;
    volatile uint32_t CONFIG309_R2;
    volatile uint32_t CONFIG309_R3;
    volatile uint8_t  Resv_4944[4];
    volatile uint32_t CONFIG310_R1;
    volatile uint32_t CONFIG310_R2;
    volatile uint32_t CONFIG310_R3;
    volatile uint8_t  Resv_4960[4];
    volatile uint32_t CONFIG311_R1;
    volatile uint32_t CONFIG311_R2;
    volatile uint32_t CONFIG311_R3;
    volatile uint8_t  Resv_4976[4];
    volatile uint32_t CONFIG312_R1;
    volatile uint32_t CONFIG312_R2;
    volatile uint32_t CONFIG312_R3;
    volatile uint8_t  Resv_4992[4];
    volatile uint32_t CONFIG313_R1;
    volatile uint32_t CONFIG313_R2;
    volatile uint32_t CONFIG313_R3;
    volatile uint8_t  Resv_5008[4];
    volatile uint32_t CONFIG314_R1;
    volatile uint32_t CONFIG314_R2;
    volatile uint32_t CONFIG314_R3;
    volatile uint8_t  Resv_5024[4];
    volatile uint32_t CONFIG315_R1;
    volatile uint32_t CONFIG315_R2;
    volatile uint32_t CONFIG315_R3;
    volatile uint8_t  Resv_5040[4];
    volatile uint32_t CONFIG316_R1;
    volatile uint32_t CONFIG316_R2;
    volatile uint32_t CONFIG316_R3;
    volatile uint8_t  Resv_5056[4];
    volatile uint32_t CONFIG317_R1;
    volatile uint32_t CONFIG317_R2;
    volatile uint32_t CONFIG317_R3;
    volatile uint8_t  Resv_5072[4];
    volatile uint32_t CONFIG318_R1;
    volatile uint32_t CONFIG318_R2;
    volatile uint32_t CONFIG318_R3;
    volatile uint8_t  Resv_5088[4];
    volatile uint32_t CONFIG319_R1;
    volatile uint32_t CONFIG319_R2;
    volatile uint32_t CONFIG319_R3;
    volatile uint8_t  Resv_5104[4];
    volatile uint32_t CONFIG320_R1;
    volatile uint32_t CONFIG320_R2;
    volatile uint32_t CONFIG320_R3;
    volatile uint8_t  Resv_5120[4];
    volatile uint32_t CONFIG321_R1;
    volatile uint32_t CONFIG321_R2;
    volatile uint32_t CONFIG321_R3;
    volatile uint8_t  Resv_5136[4];
    volatile uint32_t CONFIG322_R1;
    volatile uint32_t CONFIG322_R2;
    volatile uint32_t CONFIG322_R3;
    volatile uint8_t  Resv_5152[4];
    volatile uint32_t CONFIG323_R1;
    volatile uint32_t CONFIG323_R2;
    volatile uint32_t CONFIG323_R3;
    volatile uint8_t  Resv_5168[4];
    volatile uint32_t CONFIG324_R1;
    volatile uint32_t CONFIG324_R2;
    volatile uint32_t CONFIG324_R3;
    volatile uint8_t  Resv_5184[4];
    volatile uint32_t CONFIG325_R1;
    volatile uint32_t CONFIG325_R2;
    volatile uint32_t CONFIG325_R3;
    volatile uint8_t  Resv_5200[4];
    volatile uint32_t CONFIG326_R1;
    volatile uint32_t CONFIG326_R2;
    volatile uint32_t CONFIG326_R3;
    volatile uint8_t  Resv_5216[4];
    volatile uint32_t CONFIG327_R1;
    volatile uint32_t CONFIG327_R2;
    volatile uint32_t CONFIG327_R3;
    volatile uint8_t  Resv_5232[4];
    volatile uint32_t CONFIG328_R1;
    volatile uint32_t CONFIG328_R2;
    volatile uint32_t CONFIG328_R3;
    volatile uint8_t  Resv_5248[4];
    volatile uint32_t CONFIG329_R1;
    volatile uint32_t CONFIG329_R2;
    volatile uint32_t CONFIG329_R3;
    volatile uint8_t  Resv_5264[4];
    volatile uint32_t CONFIG330_R1;
    volatile uint32_t CONFIG330_R2;
    volatile uint32_t CONFIG330_R3;
    volatile uint8_t  Resv_5280[4];
    volatile uint32_t CONFIG331_R1;
    volatile uint32_t CONFIG331_R2;
    volatile uint32_t CONFIG331_R3;
    volatile uint8_t  Resv_5296[4];
    volatile uint32_t CONFIG332_R1;
    volatile uint32_t CONFIG332_R2;
    volatile uint32_t CONFIG332_R3;
    volatile uint8_t  Resv_5312[4];
    volatile uint32_t CONFIG333_R1;
    volatile uint32_t CONFIG333_R2;
    volatile uint32_t CONFIG333_R3;
    volatile uint8_t  Resv_5328[4];
    volatile uint32_t CONFIG334_R1;
    volatile uint32_t CONFIG334_R2;
    volatile uint32_t CONFIG334_R3;
    volatile uint8_t  Resv_5344[4];
    volatile uint32_t CONFIG335_R1;
    volatile uint32_t CONFIG335_R2;
    volatile uint32_t CONFIG335_R3;
    volatile uint8_t  Resv_5360[4];
    volatile uint32_t CONFIG336_R1;
    volatile uint32_t CONFIG336_R2;
    volatile uint32_t CONFIG336_R3;
    volatile uint8_t  Resv_5376[4];
    volatile uint32_t CONFIG337_R1;
    volatile uint32_t CONFIG337_R2;
    volatile uint32_t CONFIG337_R3;
    volatile uint8_t  Resv_5392[4];
    volatile uint32_t CONFIG338_R1;
    volatile uint32_t CONFIG338_R2;
    volatile uint32_t CONFIG338_R3;
    volatile uint8_t  Resv_5408[4];
    volatile uint32_t CONFIG339_R1;
    volatile uint32_t CONFIG339_R2;
    volatile uint32_t CONFIG339_R3;
    volatile uint8_t  Resv_5424[4];
    volatile uint32_t CONFIG340_R1;
    volatile uint32_t CONFIG340_R2;
    volatile uint32_t CONFIG340_R3;
    volatile uint8_t  Resv_5440[4];
    volatile uint32_t CONFIG341_R1;
    volatile uint32_t CONFIG341_R2;
    volatile uint32_t CONFIG341_R3;
    volatile uint8_t  Resv_5456[4];
    volatile uint32_t CONFIG342_R1;
    volatile uint32_t CONFIG342_R2;
    volatile uint32_t CONFIG342_R3;
    volatile uint8_t  Resv_5472[4];
    volatile uint32_t CONFIG343_R1;
    volatile uint32_t CONFIG343_R2;
    volatile uint32_t CONFIG343_R3;
    volatile uint8_t  Resv_5488[4];
    volatile uint32_t CONFIG344_R1;
    volatile uint32_t CONFIG344_R2;
    volatile uint32_t CONFIG344_R3;
    volatile uint8_t  Resv_5504[4];
    volatile uint32_t CONFIG345_R1;
    volatile uint32_t CONFIG345_R2;
    volatile uint32_t CONFIG345_R3;
    volatile uint8_t  Resv_5520[4];
    volatile uint32_t CONFIG346_R1;
    volatile uint32_t CONFIG346_R2;
    volatile uint32_t CONFIG346_R3;
    volatile uint8_t  Resv_5536[4];
    volatile uint32_t CONFIG347_R1;
    volatile uint32_t CONFIG347_R2;
    volatile uint32_t CONFIG347_R3;
    volatile uint8_t  Resv_5552[4];
    volatile uint32_t CONFIG348_R1;
    volatile uint32_t CONFIG348_R2;
    volatile uint32_t CONFIG348_R3;
    volatile uint8_t  Resv_5568[4];
    volatile uint32_t CONFIG349_R1;
    volatile uint32_t CONFIG349_R2;
    volatile uint32_t CONFIG349_R3;
    volatile uint8_t  Resv_5584[4];
    volatile uint32_t CONFIG350_R1;
    volatile uint32_t CONFIG350_R2;
    volatile uint32_t CONFIG350_R3;
    volatile uint8_t  Resv_5600[4];
    volatile uint32_t CONFIG351_R1;
    volatile uint32_t CONFIG351_R2;
    volatile uint32_t CONFIG351_R3;
    volatile uint8_t  Resv_5616[4];
    volatile uint32_t CONFIG352_R1;
    volatile uint32_t CONFIG352_R2;
    volatile uint32_t CONFIG352_R3;
    volatile uint8_t  Resv_5632[4];
    volatile uint32_t CONFIG353_R1;
    volatile uint32_t CONFIG353_R2;
    volatile uint32_t CONFIG353_R3;
    volatile uint8_t  Resv_5648[4];
    volatile uint32_t CONFIG354_R1;
    volatile uint32_t CONFIG354_R2;
    volatile uint32_t CONFIG354_R3;
    volatile uint8_t  Resv_5664[4];
    volatile uint32_t CONFIG355_R1;
    volatile uint32_t CONFIG355_R2;
    volatile uint32_t CONFIG355_R3;
    volatile uint8_t  Resv_5680[4];
    volatile uint32_t CONFIG356_R1;
    volatile uint32_t CONFIG356_R2;
    volatile uint32_t CONFIG356_R3;
    volatile uint8_t  Resv_5696[4];
    volatile uint32_t CONFIG357_R1;
    volatile uint32_t CONFIG357_R2;
    volatile uint32_t CONFIG357_R3;
    volatile uint8_t  Resv_5712[4];
    volatile uint32_t CONFIG358_R1;
    volatile uint32_t CONFIG358_R2;
    volatile uint32_t CONFIG358_R3;
    volatile uint8_t  Resv_5728[4];
    volatile uint32_t CONFIG359_R1;
    volatile uint32_t CONFIG359_R2;
    volatile uint32_t CONFIG359_R3;
    volatile uint8_t  Resv_5744[4];
    volatile uint32_t CONFIG360_R1;
    volatile uint32_t CONFIG360_R2;
    volatile uint32_t CONFIG360_R3;
    volatile uint8_t  Resv_5760[4];
    volatile uint32_t CONFIG361_R1;
    volatile uint32_t CONFIG361_R2;
    volatile uint32_t CONFIG361_R3;
    volatile uint8_t  Resv_5776[4];
    volatile uint32_t CONFIG362_R1;
    volatile uint32_t CONFIG362_R2;
    volatile uint32_t CONFIG362_R3;
    volatile uint8_t  Resv_5792[4];
    volatile uint32_t CONFIG363_R1;
    volatile uint32_t CONFIG363_R2;
    volatile uint32_t CONFIG363_R3;
    volatile uint8_t  Resv_5808[4];
    volatile uint32_t CONFIG364_R1;
    volatile uint32_t CONFIG364_R2;
    volatile uint32_t CONFIG364_R3;
    volatile uint8_t  Resv_5824[4];
    volatile uint32_t CONFIG365_R1;
    volatile uint32_t CONFIG365_R2;
    volatile uint32_t CONFIG365_R3;
    volatile uint8_t  Resv_5840[4];
    volatile uint32_t CONFIG366_R1;
    volatile uint32_t CONFIG366_R2;
    volatile uint32_t CONFIG366_R3;
    volatile uint8_t  Resv_5856[4];
    volatile uint32_t CONFIG367_R1;
    volatile uint32_t CONFIG367_R2;
    volatile uint32_t CONFIG367_R3;
    volatile uint8_t  Resv_5872[4];
    volatile uint32_t CONFIG368_R1;
    volatile uint32_t CONFIG368_R2;
    volatile uint32_t CONFIG368_R3;
    volatile uint8_t  Resv_5888[4];
    volatile uint32_t CONFIG369_R1;
    volatile uint32_t CONFIG369_R2;
    volatile uint32_t CONFIG369_R3;
    volatile uint8_t  Resv_5904[4];
    volatile uint32_t CONFIG370_R1;
    volatile uint32_t CONFIG370_R2;
    volatile uint32_t CONFIG370_R3;
    volatile uint8_t  Resv_5920[4];
    volatile uint32_t CONFIG371_R1;
    volatile uint32_t CONFIG371_R2;
    volatile uint32_t CONFIG371_R3;
    volatile uint8_t  Resv_5936[4];
    volatile uint32_t CONFIG372_R1;
    volatile uint32_t CONFIG372_R2;
    volatile uint32_t CONFIG372_R3;
    volatile uint8_t  Resv_5952[4];
    volatile uint32_t CONFIG373_R1;
    volatile uint32_t CONFIG373_R2;
    volatile uint32_t CONFIG373_R3;
    volatile uint8_t  Resv_5968[4];
    volatile uint32_t CONFIG374_R1;
    volatile uint32_t CONFIG374_R2;
    volatile uint32_t CONFIG374_R3;
    volatile uint8_t  Resv_5984[4];
    volatile uint32_t CONFIG375_R1;
    volatile uint32_t CONFIG375_R2;
    volatile uint32_t CONFIG375_R3;
    volatile uint8_t  Resv_6000[4];
    volatile uint32_t CONFIG376_R1;
    volatile uint32_t CONFIG376_R2;
    volatile uint32_t CONFIG376_R3;
    volatile uint8_t  Resv_6016[4];
    volatile uint32_t CONFIG377_R1;
    volatile uint32_t CONFIG377_R2;
    volatile uint32_t CONFIG377_R3;
    volatile uint8_t  Resv_6032[4];
    volatile uint32_t CONFIG378_R1;
    volatile uint32_t CONFIG378_R2;
    volatile uint32_t CONFIG378_R3;
    volatile uint8_t  Resv_6048[4];
    volatile uint32_t CONFIG379_R1;
    volatile uint32_t CONFIG379_R2;
    volatile uint32_t CONFIG379_R3;
    volatile uint8_t  Resv_6064[4];
    volatile uint32_t CONFIG380_R1;
    volatile uint32_t CONFIG380_R2;
    volatile uint32_t CONFIG380_R3;
    volatile uint8_t  Resv_6080[4];
    volatile uint32_t CONFIG381_R1;
    volatile uint32_t CONFIG381_R2;
    volatile uint32_t CONFIG381_R3;
    volatile uint8_t  Resv_6096[4];
    volatile uint32_t CONFIG382_R1;
    volatile uint32_t CONFIG382_R2;
    volatile uint32_t CONFIG382_R3;
    volatile uint8_t  Resv_6112[4];
    volatile uint32_t CONFIG383_R1;
    volatile uint32_t CONFIG383_R2;
    volatile uint32_t CONFIG383_R3;
    volatile uint8_t  Resv_6128[4];
    volatile uint32_t CONFIG384_R1;
    volatile uint32_t CONFIG384_R2;
    volatile uint32_t CONFIG384_R3;
    volatile uint8_t  Resv_6144[4];
    volatile uint32_t CONFIG385_R1;
    volatile uint32_t CONFIG385_R2;
    volatile uint32_t CONFIG385_R3;
    volatile uint8_t  Resv_6160[4];
    volatile uint32_t CONFIG386_R1;
    volatile uint32_t CONFIG386_R2;
    volatile uint32_t CONFIG386_R3;
    volatile uint8_t  Resv_6176[4];
    volatile uint32_t CONFIG387_R1;
    volatile uint32_t CONFIG387_R2;
    volatile uint32_t CONFIG387_R3;
    volatile uint8_t  Resv_6192[4];
    volatile uint32_t CONFIG388_R1;
    volatile uint32_t CONFIG388_R2;
    volatile uint32_t CONFIG388_R3;
    volatile uint8_t  Resv_6208[4];
    volatile uint32_t CONFIG389_R1;
    volatile uint32_t CONFIG389_R2;
    volatile uint32_t CONFIG389_R3;
    volatile uint8_t  Resv_6224[4];
    volatile uint32_t CONFIG390_R1;
    volatile uint32_t CONFIG390_R2;
    volatile uint32_t CONFIG390_R3;
    volatile uint8_t  Resv_6240[4];
    volatile uint32_t CONFIG391_R1;
    volatile uint32_t CONFIG391_R2;
    volatile uint32_t CONFIG391_R3;
    volatile uint8_t  Resv_6256[4];
    volatile uint32_t CONFIG392_R1;
    volatile uint32_t CONFIG392_R2;
    volatile uint32_t CONFIG392_R3;
    volatile uint8_t  Resv_6272[4];
    volatile uint32_t CONFIG393_R1;
    volatile uint32_t CONFIG393_R2;
    volatile uint32_t CONFIG393_R3;
    volatile uint8_t  Resv_6288[4];
    volatile uint32_t CONFIG394_R1;
    volatile uint32_t CONFIG394_R2;
    volatile uint32_t CONFIG394_R3;
    volatile uint8_t  Resv_6304[4];
    volatile uint32_t CONFIG395_R1;
    volatile uint32_t CONFIG395_R2;
    volatile uint32_t CONFIG395_R3;
    volatile uint8_t  Resv_6320[4];
    volatile uint32_t CONFIG396_R1;
    volatile uint32_t CONFIG396_R2;
    volatile uint32_t CONFIG396_R3;
    volatile uint8_t  Resv_6336[4];
    volatile uint32_t CONFIG397_R1;
    volatile uint32_t CONFIG397_R2;
    volatile uint32_t CONFIG397_R3;
    volatile uint8_t  Resv_6352[4];
    volatile uint32_t CONFIG398_R1;
    volatile uint32_t CONFIG398_R2;
    volatile uint32_t CONFIG398_R3;
    volatile uint8_t  Resv_6368[4];
    volatile uint32_t CONFIG399_R1;
    volatile uint32_t CONFIG399_R2;
    volatile uint32_t CONFIG399_R3;
    volatile uint8_t  Resv_6384[4];
    volatile uint32_t CONFIG400_R1;
    volatile uint32_t CONFIG400_R2;
    volatile uint32_t CONFIG400_R3;
    volatile uint8_t  Resv_6400[4];
    volatile uint32_t CONFIG401_R1;
    volatile uint32_t CONFIG401_R2;
    volatile uint32_t CONFIG401_R3;
    volatile uint8_t  Resv_6416[4];
    volatile uint32_t CONFIG402_R1;
    volatile uint32_t CONFIG402_R2;
    volatile uint32_t CONFIG402_R3;
    volatile uint8_t  Resv_6432[4];
    volatile uint32_t CONFIG403_R1;
    volatile uint32_t CONFIG403_R2;
    volatile uint32_t CONFIG403_R3;
    volatile uint8_t  Resv_6448[4];
    volatile uint32_t CONFIG404_R1;
    volatile uint32_t CONFIG404_R2;
    volatile uint32_t CONFIG404_R3;
    volatile uint8_t  Resv_6464[4];
    volatile uint32_t CONFIG405_R1;
    volatile uint32_t CONFIG405_R2;
    volatile uint32_t CONFIG405_R3;
    volatile uint8_t  Resv_6480[4];
    volatile uint32_t CONFIG406_R1;
    volatile uint32_t CONFIG406_R2;
    volatile uint32_t CONFIG406_R3;
    volatile uint8_t  Resv_6496[4];
    volatile uint32_t CONFIG407_R1;
    volatile uint32_t CONFIG407_R2;
    volatile uint32_t CONFIG407_R3;
    volatile uint8_t  Resv_6512[4];
    volatile uint32_t CONFIG408_R1;
    volatile uint32_t CONFIG408_R2;
    volatile uint32_t CONFIG408_R3;
    volatile uint8_t  Resv_6528[4];
    volatile uint32_t CONFIG409_R1;
    volatile uint32_t CONFIG409_R2;
    volatile uint32_t CONFIG409_R3;
    volatile uint8_t  Resv_6544[4];
    volatile uint32_t CONFIG410_R1;
    volatile uint32_t CONFIG410_R2;
    volatile uint32_t CONFIG410_R3;
    volatile uint8_t  Resv_6560[4];
    volatile uint32_t CONFIG411_R1;
    volatile uint32_t CONFIG411_R2;
    volatile uint32_t CONFIG411_R3;
    volatile uint8_t  Resv_6576[4];
    volatile uint32_t CONFIG412_R1;
    volatile uint32_t CONFIG412_R2;
    volatile uint32_t CONFIG412_R3;
    volatile uint8_t  Resv_6592[4];
    volatile uint32_t CONFIG413_R1;
    volatile uint32_t CONFIG413_R2;
    volatile uint32_t CONFIG413_R3;
    volatile uint8_t  Resv_6608[4];
    volatile uint32_t CONFIG414_R1;
    volatile uint32_t CONFIG414_R2;
    volatile uint32_t CONFIG414_R3;
    volatile uint8_t  Resv_6624[4];
    volatile uint32_t CONFIG415_R1;
    volatile uint32_t CONFIG415_R2;
    volatile uint32_t CONFIG415_R3;
    volatile uint8_t  Resv_6640[4];
    volatile uint32_t CONFIG416_R1;
    volatile uint32_t CONFIG416_R2;
    volatile uint32_t CONFIG416_R3;
    volatile uint8_t  Resv_6656[4];
    volatile uint32_t CONFIG417_R1;
    volatile uint32_t CONFIG417_R2;
    volatile uint32_t CONFIG417_R3;
    volatile uint8_t  Resv_6672[4];
    volatile uint32_t CONFIG418_R1;
    volatile uint32_t CONFIG418_R2;
    volatile uint32_t CONFIG418_R3;
    volatile uint8_t  Resv_6688[4];
    volatile uint32_t CONFIG419_R1;
    volatile uint32_t CONFIG419_R2;
    volatile uint32_t CONFIG419_R3;
    volatile uint8_t  Resv_6704[4];
    volatile uint32_t CONFIG420_R1;
    volatile uint32_t CONFIG420_R2;
    volatile uint32_t CONFIG420_R3;
    volatile uint8_t  Resv_6720[4];
    volatile uint32_t CONFIG421_R1;
    volatile uint32_t CONFIG421_R2;
    volatile uint32_t CONFIG421_R3;
    volatile uint8_t  Resv_6736[4];
    volatile uint32_t CONFIG422_R1;
    volatile uint32_t CONFIG422_R2;
    volatile uint32_t CONFIG422_R3;
    volatile uint8_t  Resv_6752[4];
    volatile uint32_t CONFIG423_R1;
    volatile uint32_t CONFIG423_R2;
    volatile uint32_t CONFIG423_R3;
    volatile uint8_t  Resv_6768[4];
    volatile uint32_t CONFIG424_R1;
    volatile uint32_t CONFIG424_R2;
    volatile uint32_t CONFIG424_R3;
    volatile uint8_t  Resv_6784[4];
    volatile uint32_t CONFIG425_R1;
    volatile uint32_t CONFIG425_R2;
    volatile uint32_t CONFIG425_R3;
    volatile uint8_t  Resv_6800[4];
    volatile uint32_t CONFIG426_R1;
    volatile uint32_t CONFIG426_R2;
    volatile uint32_t CONFIG426_R3;
    volatile uint8_t  Resv_6816[4];
    volatile uint32_t CONFIG427_R1;
    volatile uint32_t CONFIG427_R2;
    volatile uint32_t CONFIG427_R3;
    volatile uint8_t  Resv_6832[4];
    volatile uint32_t CONFIG428_R1;
    volatile uint32_t CONFIG428_R2;
    volatile uint32_t CONFIG428_R3;
    volatile uint8_t  Resv_6848[4];
    volatile uint32_t CONFIG429_R1;
    volatile uint32_t CONFIG429_R2;
    volatile uint32_t CONFIG429_R3;
    volatile uint8_t  Resv_6864[4];
    volatile uint32_t CONFIG430_R1;
    volatile uint32_t CONFIG430_R2;
    volatile uint32_t CONFIG430_R3;
    volatile uint8_t  Resv_6880[4];
    volatile uint32_t CONFIG431_R1;
    volatile uint32_t CONFIG431_R2;
    volatile uint32_t CONFIG431_R3;
    volatile uint8_t  Resv_6896[4];
    volatile uint32_t CONFIG432_R1;
    volatile uint32_t CONFIG432_R2;
    volatile uint32_t CONFIG432_R3;
    volatile uint8_t  Resv_6912[4];
    volatile uint32_t CONFIG433_R1;
    volatile uint32_t CONFIG433_R2;
    volatile uint32_t CONFIG433_R3;
    volatile uint8_t  Resv_6928[4];
    volatile uint32_t CONFIG434_R1;
    volatile uint32_t CONFIG434_R2;
    volatile uint32_t CONFIG434_R3;
    volatile uint8_t  Resv_6944[4];
    volatile uint32_t CONFIG435_R1;
    volatile uint32_t CONFIG435_R2;
    volatile uint32_t CONFIG435_R3;
    volatile uint8_t  Resv_6960[4];
    volatile uint32_t CONFIG436_R1;
    volatile uint32_t CONFIG436_R2;
    volatile uint32_t CONFIG436_R3;
    volatile uint8_t  Resv_6976[4];
    volatile uint32_t CONFIG437_R1;
    volatile uint32_t CONFIG437_R2;
    volatile uint32_t CONFIG437_R3;
    volatile uint8_t  Resv_6992[4];
    volatile uint32_t CONFIG438_R1;
    volatile uint32_t CONFIG438_R2;
    volatile uint32_t CONFIG438_R3;
    volatile uint8_t  Resv_7008[4];
    volatile uint32_t CONFIG439_R1;
    volatile uint32_t CONFIG439_R2;
    volatile uint32_t CONFIG439_R3;
    volatile uint8_t  Resv_7024[4];
    volatile uint32_t CONFIG440_R1;
    volatile uint32_t CONFIG440_R2;
    volatile uint32_t CONFIG440_R3;
    volatile uint8_t  Resv_7040[4];
    volatile uint32_t CONFIG441_R1;
    volatile uint32_t CONFIG441_R2;
    volatile uint32_t CONFIG441_R3;
    volatile uint8_t  Resv_7056[4];
    volatile uint32_t CONFIG442_R1;
    volatile uint32_t CONFIG442_R2;
    volatile uint32_t CONFIG442_R3;
    volatile uint8_t  Resv_7072[4];
    volatile uint32_t CONFIG443_R1;
    volatile uint32_t CONFIG443_R2;
    volatile uint32_t CONFIG443_R3;
    volatile uint8_t  Resv_7088[4];
    volatile uint32_t CONFIG444_R1;
    volatile uint32_t CONFIG444_R2;
    volatile uint32_t CONFIG444_R3;
    volatile uint8_t  Resv_7104[4];
    volatile uint32_t CONFIG445_R1;
    volatile uint32_t CONFIG445_R2;
    volatile uint32_t CONFIG445_R3;
    volatile uint8_t  Resv_7120[4];
    volatile uint32_t CONFIG446_R1;
    volatile uint32_t CONFIG446_R2;
    volatile uint32_t CONFIG446_R3;
    volatile uint8_t  Resv_7136[4];
    volatile uint32_t CONFIG447_R1;
    volatile uint32_t CONFIG447_R2;
    volatile uint32_t CONFIG447_R3;
    volatile uint8_t  Resv_7152[4];
    volatile uint32_t CONFIG448_R1;
    volatile uint32_t CONFIG448_R2;
    volatile uint32_t CONFIG448_R3;
    volatile uint8_t  Resv_7168[4];
    volatile uint32_t CONFIG449_R1;
    volatile uint32_t CONFIG449_R2;
    volatile uint32_t CONFIG449_R3;
    volatile uint8_t  Resv_7184[4];
    volatile uint32_t CONFIG450_R1;
    volatile uint32_t CONFIG450_R2;
    volatile uint32_t CONFIG450_R3;
    volatile uint8_t  Resv_7200[4];
    volatile uint32_t CONFIG451_R1;
    volatile uint32_t CONFIG451_R2;
    volatile uint32_t CONFIG451_R3;
    volatile uint8_t  Resv_7216[4];
    volatile uint32_t CONFIG452_R1;
    volatile uint32_t CONFIG452_R2;
    volatile uint32_t CONFIG452_R3;
    volatile uint8_t  Resv_7232[4];
    volatile uint32_t CONFIG453_R1;
    volatile uint32_t CONFIG453_R2;
    volatile uint32_t CONFIG453_R3;
    volatile uint8_t  Resv_7248[4];
    volatile uint32_t CONFIG454_R1;
    volatile uint32_t CONFIG454_R2;
    volatile uint32_t CONFIG454_R3;
    volatile uint8_t  Resv_7264[4];
    volatile uint32_t CONFIG455_R1;
    volatile uint32_t CONFIG455_R2;
    volatile uint32_t CONFIG455_R3;
    volatile uint8_t  Resv_7280[4];
    volatile uint32_t CONFIG456_R1;
    volatile uint32_t CONFIG456_R2;
    volatile uint32_t CONFIG456_R3;
    volatile uint8_t  Resv_7296[4];
    volatile uint32_t CONFIG457_R1;
    volatile uint32_t CONFIG457_R2;
    volatile uint32_t CONFIG457_R3;
    volatile uint8_t  Resv_7312[4];
    volatile uint32_t CONFIG458_R1;
    volatile uint32_t CONFIG458_R2;
    volatile uint32_t CONFIG458_R3;
    volatile uint8_t  Resv_7328[4];
    volatile uint32_t CONFIG459_R1;
    volatile uint32_t CONFIG459_R2;
    volatile uint32_t CONFIG459_R3;
    volatile uint8_t  Resv_7344[4];
    volatile uint32_t CONFIG460_R1;
    volatile uint32_t CONFIG460_R2;
    volatile uint32_t CONFIG460_R3;
    volatile uint8_t  Resv_7360[4];
    volatile uint32_t CONFIG461_R1;
    volatile uint32_t CONFIG461_R2;
    volatile uint32_t CONFIG461_R3;
    volatile uint8_t  Resv_7376[4];
    volatile uint32_t CONFIG462_R1;
    volatile uint32_t CONFIG462_R2;
    volatile uint32_t CONFIG462_R3;
    volatile uint8_t  Resv_7392[4];
    volatile uint32_t CONFIG463_R1;
    volatile uint32_t CONFIG463_R2;
    volatile uint32_t CONFIG463_R3;
    volatile uint8_t  Resv_7408[4];
    volatile uint32_t CONFIG464_R1;
    volatile uint32_t CONFIG464_R2;
    volatile uint32_t CONFIG464_R3;
    volatile uint8_t  Resv_7424[4];
    volatile uint32_t CONFIG465_R1;
    volatile uint32_t CONFIG465_R2;
    volatile uint32_t CONFIG465_R3;
    volatile uint8_t  Resv_7440[4];
    volatile uint32_t CONFIG466_R1;
    volatile uint32_t CONFIG466_R2;
    volatile uint32_t CONFIG466_R3;
    volatile uint8_t  Resv_7456[4];
    volatile uint32_t CONFIG467_R1;
    volatile uint32_t CONFIG467_R2;
    volatile uint32_t CONFIG467_R3;
    volatile uint8_t  Resv_7472[4];
    volatile uint32_t CONFIG468_R1;
    volatile uint32_t CONFIG468_R2;
    volatile uint32_t CONFIG468_R3;
    volatile uint8_t  Resv_7488[4];
    volatile uint32_t CONFIG469_R1;
    volatile uint32_t CONFIG469_R2;
    volatile uint32_t CONFIG469_R3;
    volatile uint8_t  Resv_7504[4];
    volatile uint32_t CONFIG470_R1;
    volatile uint32_t CONFIG470_R2;
    volatile uint32_t CONFIG470_R3;
    volatile uint8_t  Resv_7520[4];
    volatile uint32_t CONFIG471_R1;
    volatile uint32_t CONFIG471_R2;
    volatile uint32_t CONFIG471_R3;
    volatile uint8_t  Resv_7536[4];
    volatile uint32_t CONFIG472_R1;
    volatile uint32_t CONFIG472_R2;
    volatile uint32_t CONFIG472_R3;
    volatile uint8_t  Resv_7552[4];
    volatile uint32_t CONFIG473_R1;
    volatile uint32_t CONFIG473_R2;
    volatile uint32_t CONFIG473_R3;
    volatile uint8_t  Resv_7568[4];
    volatile uint32_t CONFIG474_R1;
    volatile uint32_t CONFIG474_R2;
    volatile uint32_t CONFIG474_R3;
    volatile uint8_t  Resv_7584[4];
    volatile uint32_t CONFIG475_R1;
    volatile uint32_t CONFIG475_R2;
    volatile uint32_t CONFIG475_R3;
    volatile uint8_t  Resv_7600[4];
    volatile uint32_t CONFIG476_R1;
    volatile uint32_t CONFIG476_R2;
    volatile uint32_t CONFIG476_R3;
    volatile uint8_t  Resv_7616[4];
    volatile uint32_t CONFIG477_R1;
    volatile uint32_t CONFIG477_R2;
    volatile uint32_t CONFIG477_R3;
    volatile uint8_t  Resv_7632[4];
    volatile uint32_t CONFIG478_R1;
    volatile uint32_t CONFIG478_R2;
    volatile uint32_t CONFIG478_R3;
    volatile uint8_t  Resv_7648[4];
    volatile uint32_t CONFIG479_R1;
    volatile uint32_t CONFIG479_R2;
    volatile uint32_t CONFIG479_R3;
    volatile uint8_t  Resv_7664[4];
    volatile uint32_t CONFIG480_R1;
    volatile uint32_t CONFIG480_R2;
    volatile uint32_t CONFIG480_R3;
    volatile uint8_t  Resv_7680[4];
    volatile uint32_t CONFIG481_R1;
    volatile uint32_t CONFIG481_R2;
    volatile uint32_t CONFIG481_R3;
    volatile uint8_t  Resv_7696[4];
    volatile uint32_t CONFIG482_R1;
    volatile uint32_t CONFIG482_R2;
    volatile uint32_t CONFIG482_R3;
    volatile uint8_t  Resv_7712[4];
    volatile uint32_t CONFIG483_R1;
    volatile uint32_t CONFIG483_R2;
    volatile uint32_t CONFIG483_R3;
    volatile uint8_t  Resv_7728[4];
    volatile uint32_t CONFIG484_R1;
    volatile uint32_t CONFIG484_R2;
    volatile uint32_t CONFIG484_R3;
    volatile uint8_t  Resv_7744[4];
    volatile uint32_t CONFIG485_R1;
    volatile uint32_t CONFIG485_R2;
    volatile uint32_t CONFIG485_R3;
    volatile uint8_t  Resv_7760[4];
    volatile uint32_t CONFIG486_R1;
    volatile uint32_t CONFIG486_R2;
    volatile uint32_t CONFIG486_R3;
    volatile uint8_t  Resv_7776[4];
    volatile uint32_t CONFIG487_R1;
    volatile uint32_t CONFIG487_R2;
    volatile uint32_t CONFIG487_R3;
    volatile uint8_t  Resv_7792[4];
    volatile uint32_t CONFIG488_R1;
    volatile uint32_t CONFIG488_R2;
    volatile uint32_t CONFIG488_R3;
    volatile uint8_t  Resv_7808[4];
    volatile uint32_t CONFIG489_R1;
    volatile uint32_t CONFIG489_R2;
    volatile uint32_t CONFIG489_R3;
    volatile uint8_t  Resv_7824[4];
    volatile uint32_t CONFIG490_R1;
    volatile uint32_t CONFIG490_R2;
    volatile uint32_t CONFIG490_R3;
    volatile uint8_t  Resv_7840[4];
    volatile uint32_t CONFIG491_R1;
    volatile uint32_t CONFIG491_R2;
    volatile uint32_t CONFIG491_R3;
    volatile uint8_t  Resv_7856[4];
    volatile uint32_t CONFIG492_R1;
    volatile uint32_t CONFIG492_R2;
    volatile uint32_t CONFIG492_R3;
    volatile uint8_t  Resv_7872[4];
    volatile uint32_t CONFIG493_R1;
    volatile uint32_t CONFIG493_R2;
    volatile uint32_t CONFIG493_R3;
    volatile uint8_t  Resv_7888[4];
    volatile uint32_t CONFIG494_R1;
    volatile uint32_t CONFIG494_R2;
    volatile uint32_t CONFIG494_R3;
    volatile uint8_t  Resv_7904[4];
    volatile uint32_t CONFIG495_R1;
    volatile uint32_t CONFIG495_R2;
    volatile uint32_t CONFIG495_R3;
    volatile uint8_t  Resv_7920[4];
    volatile uint32_t CONFIG496_R1;
    volatile uint32_t CONFIG496_R2;
    volatile uint32_t CONFIG496_R3;
    volatile uint8_t  Resv_7936[4];
    volatile uint32_t CONFIG497_R1;
    volatile uint32_t CONFIG497_R2;
    volatile uint32_t CONFIG497_R3;
    volatile uint8_t  Resv_7952[4];
    volatile uint32_t CONFIG498_R1;
    volatile uint32_t CONFIG498_R2;
    volatile uint32_t CONFIG498_R3;
    volatile uint8_t  Resv_7968[4];
    volatile uint32_t CONFIG499_R1;
    volatile uint32_t CONFIG499_R2;
    volatile uint32_t CONFIG499_R3;
    volatile uint8_t  Resv_7984[4];
    volatile uint32_t CONFIG500_R1;
    volatile uint32_t CONFIG500_R2;
    volatile uint32_t CONFIG500_R3;
    volatile uint8_t  Resv_8000[4];
    volatile uint32_t CONFIG501_R1;
    volatile uint32_t CONFIG501_R2;
    volatile uint32_t CONFIG501_R3;
    volatile uint8_t  Resv_8016[4];
    volatile uint32_t CONFIG502_R1;
    volatile uint32_t CONFIG502_R2;
    volatile uint32_t CONFIG502_R3;
    volatile uint8_t  Resv_8032[4];
    volatile uint32_t CONFIG503_R1;
    volatile uint32_t CONFIG503_R2;
    volatile uint32_t CONFIG503_R3;
    volatile uint8_t  Resv_8048[4];
    volatile uint32_t CONFIG504_R1;
    volatile uint32_t CONFIG504_R2;
    volatile uint32_t CONFIG504_R3;
    volatile uint8_t  Resv_8064[4];
    volatile uint32_t CONFIG505_R1;
    volatile uint32_t CONFIG505_R2;
    volatile uint32_t CONFIG505_R3;
    volatile uint8_t  Resv_8080[4];
    volatile uint32_t CONFIG506_R1;
    volatile uint32_t CONFIG506_R2;
    volatile uint32_t CONFIG506_R3;
    volatile uint8_t  Resv_8096[4];
    volatile uint32_t CONFIG507_R1;
    volatile uint32_t CONFIG507_R2;
    volatile uint32_t CONFIG507_R3;
    volatile uint8_t  Resv_8112[4];
    volatile uint32_t CONFIG508_R1;
    volatile uint32_t CONFIG508_R2;
    volatile uint32_t CONFIG508_R3;
    volatile uint8_t  Resv_8128[4];
    volatile uint32_t CONFIG509_R1;
    volatile uint32_t CONFIG509_R2;
    volatile uint32_t CONFIG509_R3;
    volatile uint8_t  Resv_8144[4];
    volatile uint32_t CONFIG510_R1;
    volatile uint32_t CONFIG510_R2;
    volatile uint32_t CONFIG510_R3;
    volatile uint8_t  Resv_8160[4];
    volatile uint32_t CONFIG511_R1;
    volatile uint32_t CONFIG511_R2;
    volatile uint32_t CONFIG511_R3;
    volatile uint8_t  Resv_8176[4];
    volatile uint32_t CONFIG512_R1;
    volatile uint32_t CONFIG512_R2;
    volatile uint32_t CONFIG512_R3;
} CSL_bss_config_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1                                          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2                                          (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3                                          (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1                                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2                                          (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3                                          (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1                                          (0x00000020U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2                                          (0x00000024U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3                                          (0x00000028U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1                                          (0x00000030U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2                                          (0x00000034U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3                                          (0x00000038U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1                                          (0x00000040U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2                                          (0x00000044U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3                                          (0x00000048U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1                                          (0x00000050U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2                                          (0x00000054U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3                                          (0x00000058U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1                                          (0x00000060U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2                                          (0x00000064U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3                                          (0x00000068U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1                                          (0x00000070U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2                                          (0x00000074U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3                                          (0x00000078U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1                                          (0x00000080U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2                                          (0x00000084U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3                                          (0x00000088U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1                                         (0x00000090U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2                                         (0x00000094U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3                                         (0x00000098U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1                                         (0x000000A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2                                         (0x000000A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3                                         (0x000000A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1                                         (0x000000B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2                                         (0x000000B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3                                         (0x000000B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1                                         (0x000000C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2                                         (0x000000C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3                                         (0x000000C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1                                         (0x000000D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2                                         (0x000000D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3                                         (0x000000D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1                                         (0x000000E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2                                         (0x000000E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3                                         (0x000000E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1                                         (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2                                         (0x000000F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3                                         (0x000000F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1                                         (0x00000100U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2                                         (0x00000104U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3                                         (0x00000108U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1                                         (0x00000110U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2                                         (0x00000114U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3                                         (0x00000118U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1                                         (0x00000120U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2                                         (0x00000124U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3                                         (0x00000128U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1                                         (0x00000130U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2                                         (0x00000134U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3                                         (0x00000138U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1                                         (0x00000140U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2                                         (0x00000144U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3                                         (0x00000148U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1                                         (0x00000150U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2                                         (0x00000154U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3                                         (0x00000158U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1                                         (0x00000160U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2                                         (0x00000164U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3                                         (0x00000168U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1                                         (0x00000170U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2                                         (0x00000174U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3                                         (0x00000178U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1                                         (0x00000180U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2                                         (0x00000184U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3                                         (0x00000188U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1                                         (0x00000190U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2                                         (0x00000194U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3                                         (0x00000198U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1                                         (0x000001A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2                                         (0x000001A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3                                         (0x000001A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1                                         (0x000001B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2                                         (0x000001B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3                                         (0x000001B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1                                         (0x000001C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2                                         (0x000001C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3                                         (0x000001C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1                                         (0x000001D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2                                         (0x000001D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3                                         (0x000001D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1                                         (0x000001E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2                                         (0x000001E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3                                         (0x000001E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1                                         (0x000001F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2                                         (0x000001F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3                                         (0x000001F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1                                         (0x00000200U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2                                         (0x00000204U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3                                         (0x00000208U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1                                         (0x00000210U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2                                         (0x00000214U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3                                         (0x00000218U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1                                         (0x00000220U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2                                         (0x00000224U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3                                         (0x00000228U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1                                         (0x00000230U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2                                         (0x00000234U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3                                         (0x00000238U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1                                         (0x00000240U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2                                         (0x00000244U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3                                         (0x00000248U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1                                         (0x00000250U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2                                         (0x00000254U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3                                         (0x00000258U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1                                         (0x00000260U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2                                         (0x00000264U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3                                         (0x00000268U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1                                         (0x00000270U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2                                         (0x00000274U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3                                         (0x00000278U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1                                         (0x00000280U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2                                         (0x00000284U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3                                         (0x00000288U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1                                         (0x00000290U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2                                         (0x00000294U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3                                         (0x00000298U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1                                         (0x000002A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2                                         (0x000002A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3                                         (0x000002A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1                                         (0x000002B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2                                         (0x000002B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3                                         (0x000002B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1                                         (0x000002C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2                                         (0x000002C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3                                         (0x000002C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1                                         (0x000002D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2                                         (0x000002D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3                                         (0x000002D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1                                         (0x000002E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2                                         (0x000002E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3                                         (0x000002E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1                                         (0x000002F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2                                         (0x000002F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3                                         (0x000002F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1                                         (0x00000300U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2                                         (0x00000304U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3                                         (0x00000308U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1                                         (0x00000310U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2                                         (0x00000314U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3                                         (0x00000318U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1                                         (0x00000320U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2                                         (0x00000324U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3                                         (0x00000328U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1                                         (0x00000330U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2                                         (0x00000334U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3                                         (0x00000338U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1                                         (0x00000340U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2                                         (0x00000344U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3                                         (0x00000348U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1                                         (0x00000350U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2                                         (0x00000354U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3                                         (0x00000358U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1                                         (0x00000360U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2                                         (0x00000364U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3                                         (0x00000368U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1                                         (0x00000370U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2                                         (0x00000374U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3                                         (0x00000378U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1                                         (0x00000380U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2                                         (0x00000384U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3                                         (0x00000388U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1                                         (0x00000390U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2                                         (0x00000394U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3                                         (0x00000398U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1                                         (0x000003A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2                                         (0x000003A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3                                         (0x000003A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1                                         (0x000003B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2                                         (0x000003B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3                                         (0x000003B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1                                         (0x000003C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2                                         (0x000003C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3                                         (0x000003C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1                                         (0x000003D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2                                         (0x000003D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3                                         (0x000003D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1                                         (0x000003E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2                                         (0x000003E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3                                         (0x000003E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1                                         (0x000003F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2                                         (0x000003F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3                                         (0x000003F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1                                         (0x00000400U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2                                         (0x00000404U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3                                         (0x00000408U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1                                         (0x00000410U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2                                         (0x00000414U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3                                         (0x00000418U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1                                         (0x00000420U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2                                         (0x00000424U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3                                         (0x00000428U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1                                         (0x00000430U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2                                         (0x00000434U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3                                         (0x00000438U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1                                         (0x00000440U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2                                         (0x00000444U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3                                         (0x00000448U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1                                         (0x00000450U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2                                         (0x00000454U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3                                         (0x00000458U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1                                         (0x00000460U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2                                         (0x00000464U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3                                         (0x00000468U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1                                         (0x00000470U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2                                         (0x00000474U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3                                         (0x00000478U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1                                         (0x00000480U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2                                         (0x00000484U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3                                         (0x00000488U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1                                         (0x00000490U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2                                         (0x00000494U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3                                         (0x00000498U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1                                         (0x000004A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2                                         (0x000004A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3                                         (0x000004A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1                                         (0x000004B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2                                         (0x000004B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3                                         (0x000004B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1                                         (0x000004C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2                                         (0x000004C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3                                         (0x000004C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1                                         (0x000004D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2                                         (0x000004D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3                                         (0x000004D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1                                         (0x000004E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2                                         (0x000004E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3                                         (0x000004E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1                                         (0x000004F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2                                         (0x000004F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3                                         (0x000004F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1                                         (0x00000500U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2                                         (0x00000504U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3                                         (0x00000508U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1                                         (0x00000510U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2                                         (0x00000514U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3                                         (0x00000518U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1                                         (0x00000520U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2                                         (0x00000524U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3                                         (0x00000528U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1                                         (0x00000530U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2                                         (0x00000534U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3                                         (0x00000538U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1                                         (0x00000540U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2                                         (0x00000544U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3                                         (0x00000548U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1                                         (0x00000550U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2                                         (0x00000554U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3                                         (0x00000558U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1                                         (0x00000560U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2                                         (0x00000564U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3                                         (0x00000568U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1                                         (0x00000570U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2                                         (0x00000574U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3                                         (0x00000578U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1                                         (0x00000580U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2                                         (0x00000584U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3                                         (0x00000588U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1                                         (0x00000590U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2                                         (0x00000594U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3                                         (0x00000598U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1                                         (0x000005A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2                                         (0x000005A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3                                         (0x000005A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1                                         (0x000005B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2                                         (0x000005B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3                                         (0x000005B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1                                         (0x000005C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2                                         (0x000005C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3                                         (0x000005C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1                                         (0x000005D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2                                         (0x000005D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3                                         (0x000005D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1                                         (0x000005E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2                                         (0x000005E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3                                         (0x000005E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1                                         (0x000005F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2                                         (0x000005F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3                                         (0x000005F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1                                         (0x00000600U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2                                         (0x00000604U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3                                         (0x00000608U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1                                         (0x00000610U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2                                         (0x00000614U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3                                         (0x00000618U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1                                         (0x00000620U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2                                         (0x00000624U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3                                         (0x00000628U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1                                        (0x00000630U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2                                        (0x00000634U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3                                        (0x00000638U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1                                        (0x00000640U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2                                        (0x00000644U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3                                        (0x00000648U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1                                        (0x00000650U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2                                        (0x00000654U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3                                        (0x00000658U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1                                        (0x00000660U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2                                        (0x00000664U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3                                        (0x00000668U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1                                        (0x00000670U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2                                        (0x00000674U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3                                        (0x00000678U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1                                        (0x00000680U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2                                        (0x00000684U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3                                        (0x00000688U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1                                        (0x00000690U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2                                        (0x00000694U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3                                        (0x00000698U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1                                        (0x000006A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2                                        (0x000006A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3                                        (0x000006A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1                                        (0x000006B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2                                        (0x000006B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3                                        (0x000006B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1                                        (0x000006C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2                                        (0x000006C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3                                        (0x000006C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1                                        (0x000006D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2                                        (0x000006D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3                                        (0x000006D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1                                        (0x000006E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2                                        (0x000006E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3                                        (0x000006E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1                                        (0x000006F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2                                        (0x000006F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3                                        (0x000006F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1                                        (0x00000700U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2                                        (0x00000704U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3                                        (0x00000708U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1                                        (0x00000710U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2                                        (0x00000714U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3                                        (0x00000718U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1                                        (0x00000720U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2                                        (0x00000724U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3                                        (0x00000728U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1                                        (0x00000730U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2                                        (0x00000734U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3                                        (0x00000738U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1                                        (0x00000740U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2                                        (0x00000744U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3                                        (0x00000748U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1                                        (0x00000750U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2                                        (0x00000754U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3                                        (0x00000758U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1                                        (0x00000760U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2                                        (0x00000764U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3                                        (0x00000768U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1                                        (0x00000770U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2                                        (0x00000774U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3                                        (0x00000778U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1                                        (0x00000780U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2                                        (0x00000784U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3                                        (0x00000788U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1                                        (0x00000790U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2                                        (0x00000794U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3                                        (0x00000798U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1                                        (0x000007A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2                                        (0x000007A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3                                        (0x000007A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1                                        (0x000007B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2                                        (0x000007B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3                                        (0x000007B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1                                        (0x000007C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2                                        (0x000007C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3                                        (0x000007C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1                                        (0x000007D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2                                        (0x000007D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3                                        (0x000007D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1                                        (0x000007E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2                                        (0x000007E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3                                        (0x000007E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1                                        (0x000007F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2                                        (0x000007F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3                                        (0x000007F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1                                        (0x00000800U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2                                        (0x00000804U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3                                        (0x00000808U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1                                        (0x00000810U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2                                        (0x00000814U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3                                        (0x00000818U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1                                        (0x00000820U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2                                        (0x00000824U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3                                        (0x00000828U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1                                        (0x00000830U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2                                        (0x00000834U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3                                        (0x00000838U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1                                        (0x00000840U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2                                        (0x00000844U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3                                        (0x00000848U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1                                        (0x00000850U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2                                        (0x00000854U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3                                        (0x00000858U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1                                        (0x00000860U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2                                        (0x00000864U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3                                        (0x00000868U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1                                        (0x00000870U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2                                        (0x00000874U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3                                        (0x00000878U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1                                        (0x00000880U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2                                        (0x00000884U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3                                        (0x00000888U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1                                        (0x00000890U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2                                        (0x00000894U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3                                        (0x00000898U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1                                        (0x000008A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2                                        (0x000008A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3                                        (0x000008A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1                                        (0x000008B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2                                        (0x000008B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3                                        (0x000008B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1                                        (0x000008C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2                                        (0x000008C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3                                        (0x000008C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1                                        (0x000008D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2                                        (0x000008D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3                                        (0x000008D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1                                        (0x000008E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2                                        (0x000008E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3                                        (0x000008E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1                                        (0x000008F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2                                        (0x000008F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3                                        (0x000008F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1                                        (0x00000900U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2                                        (0x00000904U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3                                        (0x00000908U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1                                        (0x00000910U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2                                        (0x00000914U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3                                        (0x00000918U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1                                        (0x00000920U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2                                        (0x00000924U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3                                        (0x00000928U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1                                        (0x00000930U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2                                        (0x00000934U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3                                        (0x00000938U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1                                        (0x00000940U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2                                        (0x00000944U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3                                        (0x00000948U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1                                        (0x00000950U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2                                        (0x00000954U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3                                        (0x00000958U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1                                        (0x00000960U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2                                        (0x00000964U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3                                        (0x00000968U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1                                        (0x00000970U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2                                        (0x00000974U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3                                        (0x00000978U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1                                        (0x00000980U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2                                        (0x00000984U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3                                        (0x00000988U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1                                        (0x00000990U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2                                        (0x00000994U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3                                        (0x00000998U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1                                        (0x000009A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2                                        (0x000009A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3                                        (0x000009A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1                                        (0x000009B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2                                        (0x000009B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3                                        (0x000009B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1                                        (0x000009C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2                                        (0x000009C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3                                        (0x000009C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1                                        (0x000009D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2                                        (0x000009D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3                                        (0x000009D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1                                        (0x000009E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2                                        (0x000009E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3                                        (0x000009E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1                                        (0x000009F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2                                        (0x000009F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3                                        (0x000009F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1                                        (0x00000A00U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2                                        (0x00000A04U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3                                        (0x00000A08U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1                                        (0x00000A10U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2                                        (0x00000A14U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3                                        (0x00000A18U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1                                        (0x00000A20U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2                                        (0x00000A24U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3                                        (0x00000A28U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1                                        (0x00000A30U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2                                        (0x00000A34U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3                                        (0x00000A38U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1                                        (0x00000A40U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2                                        (0x00000A44U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3                                        (0x00000A48U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1                                        (0x00000A50U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2                                        (0x00000A54U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3                                        (0x00000A58U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1                                        (0x00000A60U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2                                        (0x00000A64U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3                                        (0x00000A68U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1                                        (0x00000A70U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2                                        (0x00000A74U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3                                        (0x00000A78U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1                                        (0x00000A80U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2                                        (0x00000A84U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3                                        (0x00000A88U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1                                        (0x00000A90U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2                                        (0x00000A94U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3                                        (0x00000A98U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1                                        (0x00000AA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2                                        (0x00000AA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3                                        (0x00000AA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1                                        (0x00000AB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2                                        (0x00000AB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3                                        (0x00000AB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1                                        (0x00000AC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2                                        (0x00000AC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3                                        (0x00000AC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1                                        (0x00000AD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2                                        (0x00000AD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3                                        (0x00000AD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1                                        (0x00000AE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2                                        (0x00000AE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3                                        (0x00000AE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1                                        (0x00000AF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2                                        (0x00000AF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3                                        (0x00000AF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1                                        (0x00000B00U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2                                        (0x00000B04U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3                                        (0x00000B08U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1                                        (0x00000B10U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2                                        (0x00000B14U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3                                        (0x00000B18U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1                                        (0x00000B20U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2                                        (0x00000B24U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3                                        (0x00000B28U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1                                        (0x00000B30U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2                                        (0x00000B34U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3                                        (0x00000B38U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1                                        (0x00000B40U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2                                        (0x00000B44U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3                                        (0x00000B48U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1                                        (0x00000B50U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2                                        (0x00000B54U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3                                        (0x00000B58U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1                                        (0x00000B60U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2                                        (0x00000B64U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3                                        (0x00000B68U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1                                        (0x00000B70U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2                                        (0x00000B74U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3                                        (0x00000B78U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1                                        (0x00000B80U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2                                        (0x00000B84U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3                                        (0x00000B88U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1                                        (0x00000B90U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2                                        (0x00000B94U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3                                        (0x00000B98U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1                                        (0x00000BA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2                                        (0x00000BA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3                                        (0x00000BA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1                                        (0x00000BB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2                                        (0x00000BB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3                                        (0x00000BB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1                                        (0x00000BC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2                                        (0x00000BC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3                                        (0x00000BC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1                                        (0x00000BD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2                                        (0x00000BD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3                                        (0x00000BD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1                                        (0x00000BE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2                                        (0x00000BE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3                                        (0x00000BE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1                                        (0x00000BF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2                                        (0x00000BF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3                                        (0x00000BF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1                                        (0x00000C00U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2                                        (0x00000C04U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3                                        (0x00000C08U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1                                        (0x00000C10U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2                                        (0x00000C14U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3                                        (0x00000C18U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1                                        (0x00000C20U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2                                        (0x00000C24U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3                                        (0x00000C28U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1                                        (0x00000C30U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2                                        (0x00000C34U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3                                        (0x00000C38U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1                                        (0x00000C40U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2                                        (0x00000C44U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3                                        (0x00000C48U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1                                        (0x00000C50U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2                                        (0x00000C54U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3                                        (0x00000C58U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1                                        (0x00000C60U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2                                        (0x00000C64U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3                                        (0x00000C68U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1                                        (0x00000C70U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2                                        (0x00000C74U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3                                        (0x00000C78U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1                                        (0x00000C80U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2                                        (0x00000C84U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3                                        (0x00000C88U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1                                        (0x00000C90U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2                                        (0x00000C94U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3                                        (0x00000C98U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1                                        (0x00000CA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2                                        (0x00000CA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3                                        (0x00000CA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1                                        (0x00000CB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2                                        (0x00000CB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3                                        (0x00000CB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1                                        (0x00000CC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2                                        (0x00000CC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3                                        (0x00000CC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1                                        (0x00000CD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2                                        (0x00000CD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3                                        (0x00000CD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1                                        (0x00000CE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2                                        (0x00000CE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3                                        (0x00000CE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1                                        (0x00000CF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2                                        (0x00000CF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3                                        (0x00000CF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1                                        (0x00000D00U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2                                        (0x00000D04U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3                                        (0x00000D08U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1                                        (0x00000D10U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2                                        (0x00000D14U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3                                        (0x00000D18U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1                                        (0x00000D20U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2                                        (0x00000D24U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3                                        (0x00000D28U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1                                        (0x00000D30U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2                                        (0x00000D34U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3                                        (0x00000D38U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1                                        (0x00000D40U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2                                        (0x00000D44U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3                                        (0x00000D48U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1                                        (0x00000D50U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2                                        (0x00000D54U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3                                        (0x00000D58U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1                                        (0x00000D60U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2                                        (0x00000D64U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3                                        (0x00000D68U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1                                        (0x00000D70U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2                                        (0x00000D74U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3                                        (0x00000D78U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1                                        (0x00000D80U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2                                        (0x00000D84U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3                                        (0x00000D88U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1                                        (0x00000D90U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2                                        (0x00000D94U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3                                        (0x00000D98U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1                                        (0x00000DA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2                                        (0x00000DA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3                                        (0x00000DA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1                                        (0x00000DB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2                                        (0x00000DB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3                                        (0x00000DB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1                                        (0x00000DC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2                                        (0x00000DC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3                                        (0x00000DC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1                                        (0x00000DD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2                                        (0x00000DD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3                                        (0x00000DD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1                                        (0x00000DE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2                                        (0x00000DE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3                                        (0x00000DE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1                                        (0x00000DF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2                                        (0x00000DF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3                                        (0x00000DF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1                                        (0x00000E00U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2                                        (0x00000E04U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3                                        (0x00000E08U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1                                        (0x00000E10U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2                                        (0x00000E14U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3                                        (0x00000E18U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1                                        (0x00000E20U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2                                        (0x00000E24U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3                                        (0x00000E28U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1                                        (0x00000E30U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2                                        (0x00000E34U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3                                        (0x00000E38U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1                                        (0x00000E40U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2                                        (0x00000E44U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3                                        (0x00000E48U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1                                        (0x00000E50U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2                                        (0x00000E54U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3                                        (0x00000E58U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1                                        (0x00000E60U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2                                        (0x00000E64U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3                                        (0x00000E68U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1                                        (0x00000E70U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2                                        (0x00000E74U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3                                        (0x00000E78U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1                                        (0x00000E80U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2                                        (0x00000E84U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3                                        (0x00000E88U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1                                        (0x00000E90U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2                                        (0x00000E94U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3                                        (0x00000E98U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1                                        (0x00000EA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2                                        (0x00000EA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3                                        (0x00000EA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1                                        (0x00000EB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2                                        (0x00000EB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3                                        (0x00000EB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1                                        (0x00000EC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2                                        (0x00000EC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3                                        (0x00000EC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1                                        (0x00000ED0U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2                                        (0x00000ED4U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3                                        (0x00000ED8U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1                                        (0x00000EE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2                                        (0x00000EE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3                                        (0x00000EE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1                                        (0x00000EF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2                                        (0x00000EF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3                                        (0x00000EF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1                                        (0x00000F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2                                        (0x00000F04U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3                                        (0x00000F08U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1                                        (0x00000F10U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2                                        (0x00000F14U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3                                        (0x00000F18U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1                                        (0x00000F20U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2                                        (0x00000F24U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3                                        (0x00000F28U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1                                        (0x00000F30U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2                                        (0x00000F34U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3                                        (0x00000F38U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1                                        (0x00000F40U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2                                        (0x00000F44U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3                                        (0x00000F48U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1                                        (0x00000F50U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2                                        (0x00000F54U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3                                        (0x00000F58U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1                                        (0x00000F60U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2                                        (0x00000F64U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3                                        (0x00000F68U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1                                        (0x00000F70U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2                                        (0x00000F74U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3                                        (0x00000F78U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1                                        (0x00000F80U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2                                        (0x00000F84U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3                                        (0x00000F88U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1                                        (0x00000F90U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2                                        (0x00000F94U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3                                        (0x00000F98U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1                                        (0x00000FA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2                                        (0x00000FA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3                                        (0x00000FA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1                                        (0x00000FB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2                                        (0x00000FB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3                                        (0x00000FB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1                                        (0x00000FC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2                                        (0x00000FC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3                                        (0x00000FC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1                                        (0x00000FD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2                                        (0x00000FD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3                                        (0x00000FD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1                                        (0x00000FE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2                                        (0x00000FE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3                                        (0x00000FE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1                                        (0x00000FF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2                                        (0x00000FF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3                                        (0x00000FF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1                                        (0x00001000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2                                        (0x00001004U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3                                        (0x00001008U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1                                        (0x00001010U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2                                        (0x00001014U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3                                        (0x00001018U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1                                        (0x00001020U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2                                        (0x00001024U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3                                        (0x00001028U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1                                        (0x00001030U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2                                        (0x00001034U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3                                        (0x00001038U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1                                        (0x00001040U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2                                        (0x00001044U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3                                        (0x00001048U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1                                        (0x00001050U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2                                        (0x00001054U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3                                        (0x00001058U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1                                        (0x00001060U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2                                        (0x00001064U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3                                        (0x00001068U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1                                        (0x00001070U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2                                        (0x00001074U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3                                        (0x00001078U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1                                        (0x00001080U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2                                        (0x00001084U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3                                        (0x00001088U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1                                        (0x00001090U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2                                        (0x00001094U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3                                        (0x00001098U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1                                        (0x000010A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2                                        (0x000010A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3                                        (0x000010A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1                                        (0x000010B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2                                        (0x000010B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3                                        (0x000010B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1                                        (0x000010C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2                                        (0x000010C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3                                        (0x000010C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1                                        (0x000010D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2                                        (0x000010D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3                                        (0x000010D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1                                        (0x000010E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2                                        (0x000010E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3                                        (0x000010E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1                                        (0x000010F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2                                        (0x000010F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3                                        (0x000010F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1                                        (0x00001100U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2                                        (0x00001104U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3                                        (0x00001108U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1                                        (0x00001110U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2                                        (0x00001114U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3                                        (0x00001118U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1                                        (0x00001120U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2                                        (0x00001124U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3                                        (0x00001128U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1                                        (0x00001130U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2                                        (0x00001134U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3                                        (0x00001138U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1                                        (0x00001140U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2                                        (0x00001144U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3                                        (0x00001148U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1                                        (0x00001150U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2                                        (0x00001154U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3                                        (0x00001158U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1                                        (0x00001160U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2                                        (0x00001164U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3                                        (0x00001168U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1                                        (0x00001170U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2                                        (0x00001174U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3                                        (0x00001178U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1                                        (0x00001180U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2                                        (0x00001184U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3                                        (0x00001188U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1                                        (0x00001190U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2                                        (0x00001194U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3                                        (0x00001198U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1                                        (0x000011A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2                                        (0x000011A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3                                        (0x000011A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1                                        (0x000011B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2                                        (0x000011B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3                                        (0x000011B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1                                        (0x000011C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2                                        (0x000011C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3                                        (0x000011C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1                                        (0x000011D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2                                        (0x000011D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3                                        (0x000011D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1                                        (0x000011E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2                                        (0x000011E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3                                        (0x000011E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1                                        (0x000011F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2                                        (0x000011F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3                                        (0x000011F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1                                        (0x00001200U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2                                        (0x00001204U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3                                        (0x00001208U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1                                        (0x00001210U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2                                        (0x00001214U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3                                        (0x00001218U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1                                        (0x00001220U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2                                        (0x00001224U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3                                        (0x00001228U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1                                        (0x00001230U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2                                        (0x00001234U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3                                        (0x00001238U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1                                        (0x00001240U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2                                        (0x00001244U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3                                        (0x00001248U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1                                        (0x00001250U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2                                        (0x00001254U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3                                        (0x00001258U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1                                        (0x00001260U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2                                        (0x00001264U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3                                        (0x00001268U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1                                        (0x00001270U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2                                        (0x00001274U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3                                        (0x00001278U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1                                        (0x00001280U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2                                        (0x00001284U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3                                        (0x00001288U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1                                        (0x00001290U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2                                        (0x00001294U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3                                        (0x00001298U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1                                        (0x000012A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2                                        (0x000012A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3                                        (0x000012A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1                                        (0x000012B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2                                        (0x000012B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3                                        (0x000012B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1                                        (0x000012C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2                                        (0x000012C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3                                        (0x000012C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1                                        (0x000012D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2                                        (0x000012D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3                                        (0x000012D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1                                        (0x000012E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2                                        (0x000012E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3                                        (0x000012E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1                                        (0x000012F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2                                        (0x000012F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3                                        (0x000012F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1                                        (0x00001300U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2                                        (0x00001304U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3                                        (0x00001308U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1                                        (0x00001310U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2                                        (0x00001314U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3                                        (0x00001318U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1                                        (0x00001320U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2                                        (0x00001324U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3                                        (0x00001328U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1                                        (0x00001330U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2                                        (0x00001334U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3                                        (0x00001338U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1                                        (0x00001340U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2                                        (0x00001344U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3                                        (0x00001348U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1                                        (0x00001350U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2                                        (0x00001354U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3                                        (0x00001358U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1                                        (0x00001360U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2                                        (0x00001364U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3                                        (0x00001368U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1                                        (0x00001370U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2                                        (0x00001374U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3                                        (0x00001378U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1                                        (0x00001380U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2                                        (0x00001384U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3                                        (0x00001388U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1                                        (0x00001390U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2                                        (0x00001394U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3                                        (0x00001398U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1                                        (0x000013A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2                                        (0x000013A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3                                        (0x000013A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1                                        (0x000013B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2                                        (0x000013B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3                                        (0x000013B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1                                        (0x000013C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2                                        (0x000013C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3                                        (0x000013C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1                                        (0x000013D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2                                        (0x000013D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3                                        (0x000013D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1                                        (0x000013E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2                                        (0x000013E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3                                        (0x000013E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1                                        (0x000013F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2                                        (0x000013F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3                                        (0x000013F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1                                        (0x00001400U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2                                        (0x00001404U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3                                        (0x00001408U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1                                        (0x00001410U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2                                        (0x00001414U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3                                        (0x00001418U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1                                        (0x00001420U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2                                        (0x00001424U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3                                        (0x00001428U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1                                        (0x00001430U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2                                        (0x00001434U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3                                        (0x00001438U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1                                        (0x00001440U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2                                        (0x00001444U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3                                        (0x00001448U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1                                        (0x00001450U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2                                        (0x00001454U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3                                        (0x00001458U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1                                        (0x00001460U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2                                        (0x00001464U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3                                        (0x00001468U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1                                        (0x00001470U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2                                        (0x00001474U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3                                        (0x00001478U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1                                        (0x00001480U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2                                        (0x00001484U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3                                        (0x00001488U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1                                        (0x00001490U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2                                        (0x00001494U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3                                        (0x00001498U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1                                        (0x000014A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2                                        (0x000014A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3                                        (0x000014A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1                                        (0x000014B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2                                        (0x000014B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3                                        (0x000014B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1                                        (0x000014C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2                                        (0x000014C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3                                        (0x000014C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1                                        (0x000014D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2                                        (0x000014D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3                                        (0x000014D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1                                        (0x000014E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2                                        (0x000014E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3                                        (0x000014E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1                                        (0x000014F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2                                        (0x000014F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3                                        (0x000014F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1                                        (0x00001500U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2                                        (0x00001504U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3                                        (0x00001508U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1                                        (0x00001510U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2                                        (0x00001514U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3                                        (0x00001518U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1                                        (0x00001520U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2                                        (0x00001524U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3                                        (0x00001528U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1                                        (0x00001530U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2                                        (0x00001534U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3                                        (0x00001538U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1                                        (0x00001540U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2                                        (0x00001544U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3                                        (0x00001548U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1                                        (0x00001550U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2                                        (0x00001554U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3                                        (0x00001558U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1                                        (0x00001560U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2                                        (0x00001564U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3                                        (0x00001568U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1                                        (0x00001570U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2                                        (0x00001574U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3                                        (0x00001578U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1                                        (0x00001580U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2                                        (0x00001584U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3                                        (0x00001588U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1                                        (0x00001590U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2                                        (0x00001594U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3                                        (0x00001598U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1                                        (0x000015A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2                                        (0x000015A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3                                        (0x000015A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1                                        (0x000015B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2                                        (0x000015B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3                                        (0x000015B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1                                        (0x000015C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2                                        (0x000015C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3                                        (0x000015C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1                                        (0x000015D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2                                        (0x000015D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3                                        (0x000015D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1                                        (0x000015E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2                                        (0x000015E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3                                        (0x000015E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1                                        (0x000015F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2                                        (0x000015F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3                                        (0x000015F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1                                        (0x00001600U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2                                        (0x00001604U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3                                        (0x00001608U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1                                        (0x00001610U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2                                        (0x00001614U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3                                        (0x00001618U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1                                        (0x00001620U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2                                        (0x00001624U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3                                        (0x00001628U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1                                        (0x00001630U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2                                        (0x00001634U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3                                        (0x00001638U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1                                        (0x00001640U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2                                        (0x00001644U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3                                        (0x00001648U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1                                        (0x00001650U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2                                        (0x00001654U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3                                        (0x00001658U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1                                        (0x00001660U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2                                        (0x00001664U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3                                        (0x00001668U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1                                        (0x00001670U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2                                        (0x00001674U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3                                        (0x00001678U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1                                        (0x00001680U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2                                        (0x00001684U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3                                        (0x00001688U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1                                        (0x00001690U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2                                        (0x00001694U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3                                        (0x00001698U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1                                        (0x000016A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2                                        (0x000016A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3                                        (0x000016A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1                                        (0x000016B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2                                        (0x000016B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3                                        (0x000016B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1                                        (0x000016C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2                                        (0x000016C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3                                        (0x000016C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1                                        (0x000016D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2                                        (0x000016D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3                                        (0x000016D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1                                        (0x000016E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2                                        (0x000016E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3                                        (0x000016E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1                                        (0x000016F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2                                        (0x000016F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3                                        (0x000016F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1                                        (0x00001700U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2                                        (0x00001704U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3                                        (0x00001708U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1                                        (0x00001710U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2                                        (0x00001714U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3                                        (0x00001718U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1                                        (0x00001720U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2                                        (0x00001724U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3                                        (0x00001728U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1                                        (0x00001730U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2                                        (0x00001734U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3                                        (0x00001738U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1                                        (0x00001740U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2                                        (0x00001744U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3                                        (0x00001748U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1                                        (0x00001750U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2                                        (0x00001754U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3                                        (0x00001758U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1                                        (0x00001760U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2                                        (0x00001764U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3                                        (0x00001768U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1                                        (0x00001770U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2                                        (0x00001774U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3                                        (0x00001778U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1                                        (0x00001780U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2                                        (0x00001784U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3                                        (0x00001788U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1                                        (0x00001790U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2                                        (0x00001794U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3                                        (0x00001798U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1                                        (0x000017A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2                                        (0x000017A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3                                        (0x000017A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1                                        (0x000017B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2                                        (0x000017B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3                                        (0x000017B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1                                        (0x000017C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2                                        (0x000017C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3                                        (0x000017C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1                                        (0x000017D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2                                        (0x000017D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3                                        (0x000017D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1                                        (0x000017E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2                                        (0x000017E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3                                        (0x000017E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1                                        (0x000017F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2                                        (0x000017F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3                                        (0x000017F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1                                        (0x00001800U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2                                        (0x00001804U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3                                        (0x00001808U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1                                        (0x00001810U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2                                        (0x00001814U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3                                        (0x00001818U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1                                        (0x00001820U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2                                        (0x00001824U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3                                        (0x00001828U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1                                        (0x00001830U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2                                        (0x00001834U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3                                        (0x00001838U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1                                        (0x00001840U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2                                        (0x00001844U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3                                        (0x00001848U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1                                        (0x00001850U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2                                        (0x00001854U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3                                        (0x00001858U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1                                        (0x00001860U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2                                        (0x00001864U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3                                        (0x00001868U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1                                        (0x00001870U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2                                        (0x00001874U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3                                        (0x00001878U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1                                        (0x00001880U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2                                        (0x00001884U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3                                        (0x00001888U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1                                        (0x00001890U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2                                        (0x00001894U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3                                        (0x00001898U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1                                        (0x000018A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2                                        (0x000018A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3                                        (0x000018A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1                                        (0x000018B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2                                        (0x000018B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3                                        (0x000018B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1                                        (0x000018C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2                                        (0x000018C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3                                        (0x000018C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1                                        (0x000018D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2                                        (0x000018D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3                                        (0x000018D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1                                        (0x000018E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2                                        (0x000018E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3                                        (0x000018E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1                                        (0x000018F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2                                        (0x000018F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3                                        (0x000018F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1                                        (0x00001900U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2                                        (0x00001904U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3                                        (0x00001908U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1                                        (0x00001910U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2                                        (0x00001914U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3                                        (0x00001918U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1                                        (0x00001920U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2                                        (0x00001924U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3                                        (0x00001928U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1                                        (0x00001930U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2                                        (0x00001934U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3                                        (0x00001938U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1                                        (0x00001940U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2                                        (0x00001944U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3                                        (0x00001948U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1                                        (0x00001950U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2                                        (0x00001954U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3                                        (0x00001958U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1                                        (0x00001960U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2                                        (0x00001964U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3                                        (0x00001968U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1                                        (0x00001970U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2                                        (0x00001974U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3                                        (0x00001978U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1                                        (0x00001980U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2                                        (0x00001984U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3                                        (0x00001988U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1                                        (0x00001990U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2                                        (0x00001994U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3                                        (0x00001998U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1                                        (0x000019A0U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2                                        (0x000019A4U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3                                        (0x000019A8U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1                                        (0x000019B0U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2                                        (0x000019B4U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3                                        (0x000019B8U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1                                        (0x000019C0U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2                                        (0x000019C4U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3                                        (0x000019C8U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1                                        (0x000019D0U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2                                        (0x000019D4U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3                                        (0x000019D8U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1                                        (0x000019E0U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2                                        (0x000019E4U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3                                        (0x000019E8U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1                                        (0x000019F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2                                        (0x000019F4U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3                                        (0x000019F8U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1                                        (0x00001A00U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2                                        (0x00001A04U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3                                        (0x00001A08U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1                                        (0x00001A10U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2                                        (0x00001A14U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3                                        (0x00001A18U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1                                        (0x00001A20U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2                                        (0x00001A24U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3                                        (0x00001A28U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1                                        (0x00001A30U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2                                        (0x00001A34U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3                                        (0x00001A38U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1                                        (0x00001A40U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2                                        (0x00001A44U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3                                        (0x00001A48U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1                                        (0x00001A50U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2                                        (0x00001A54U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3                                        (0x00001A58U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1                                        (0x00001A60U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2                                        (0x00001A64U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3                                        (0x00001A68U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1                                        (0x00001A70U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2                                        (0x00001A74U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3                                        (0x00001A78U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1                                        (0x00001A80U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2                                        (0x00001A84U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3                                        (0x00001A88U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1                                        (0x00001A90U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2                                        (0x00001A94U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3                                        (0x00001A98U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1                                        (0x00001AA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2                                        (0x00001AA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3                                        (0x00001AA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1                                        (0x00001AB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2                                        (0x00001AB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3                                        (0x00001AB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1                                        (0x00001AC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2                                        (0x00001AC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3                                        (0x00001AC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1                                        (0x00001AD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2                                        (0x00001AD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3                                        (0x00001AD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1                                        (0x00001AE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2                                        (0x00001AE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3                                        (0x00001AE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1                                        (0x00001AF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2                                        (0x00001AF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3                                        (0x00001AF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1                                        (0x00001B00U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2                                        (0x00001B04U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3                                        (0x00001B08U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1                                        (0x00001B10U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2                                        (0x00001B14U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3                                        (0x00001B18U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1                                        (0x00001B20U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2                                        (0x00001B24U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3                                        (0x00001B28U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1                                        (0x00001B30U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2                                        (0x00001B34U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3                                        (0x00001B38U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1                                        (0x00001B40U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2                                        (0x00001B44U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3                                        (0x00001B48U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1                                        (0x00001B50U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2                                        (0x00001B54U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3                                        (0x00001B58U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1                                        (0x00001B60U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2                                        (0x00001B64U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3                                        (0x00001B68U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1                                        (0x00001B70U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2                                        (0x00001B74U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3                                        (0x00001B78U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1                                        (0x00001B80U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2                                        (0x00001B84U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3                                        (0x00001B88U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1                                        (0x00001B90U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2                                        (0x00001B94U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3                                        (0x00001B98U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1                                        (0x00001BA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2                                        (0x00001BA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3                                        (0x00001BA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1                                        (0x00001BB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2                                        (0x00001BB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3                                        (0x00001BB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1                                        (0x00001BC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2                                        (0x00001BC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3                                        (0x00001BC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1                                        (0x00001BD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2                                        (0x00001BD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3                                        (0x00001BD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1                                        (0x00001BE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2                                        (0x00001BE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3                                        (0x00001BE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1                                        (0x00001BF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2                                        (0x00001BF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3                                        (0x00001BF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1                                        (0x00001C00U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2                                        (0x00001C04U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3                                        (0x00001C08U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1                                        (0x00001C10U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2                                        (0x00001C14U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3                                        (0x00001C18U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1                                        (0x00001C20U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2                                        (0x00001C24U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3                                        (0x00001C28U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1                                        (0x00001C30U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2                                        (0x00001C34U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3                                        (0x00001C38U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1                                        (0x00001C40U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2                                        (0x00001C44U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3                                        (0x00001C48U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1                                        (0x00001C50U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2                                        (0x00001C54U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3                                        (0x00001C58U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1                                        (0x00001C60U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2                                        (0x00001C64U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3                                        (0x00001C68U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1                                        (0x00001C70U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2                                        (0x00001C74U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3                                        (0x00001C78U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1                                        (0x00001C80U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2                                        (0x00001C84U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3                                        (0x00001C88U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1                                        (0x00001C90U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2                                        (0x00001C94U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3                                        (0x00001C98U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1                                        (0x00001CA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2                                        (0x00001CA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3                                        (0x00001CA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1                                        (0x00001CB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2                                        (0x00001CB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3                                        (0x00001CB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1                                        (0x00001CC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2                                        (0x00001CC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3                                        (0x00001CC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1                                        (0x00001CD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2                                        (0x00001CD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3                                        (0x00001CD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1                                        (0x00001CE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2                                        (0x00001CE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3                                        (0x00001CE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1                                        (0x00001CF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2                                        (0x00001CF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3                                        (0x00001CF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1                                        (0x00001D00U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2                                        (0x00001D04U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3                                        (0x00001D08U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1                                        (0x00001D10U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2                                        (0x00001D14U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3                                        (0x00001D18U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1                                        (0x00001D20U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2                                        (0x00001D24U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3                                        (0x00001D28U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1                                        (0x00001D30U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2                                        (0x00001D34U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3                                        (0x00001D38U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1                                        (0x00001D40U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2                                        (0x00001D44U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3                                        (0x00001D48U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1                                        (0x00001D50U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2                                        (0x00001D54U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3                                        (0x00001D58U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1                                        (0x00001D60U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2                                        (0x00001D64U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3                                        (0x00001D68U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1                                        (0x00001D70U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2                                        (0x00001D74U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3                                        (0x00001D78U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1                                        (0x00001D80U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2                                        (0x00001D84U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3                                        (0x00001D88U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1                                        (0x00001D90U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2                                        (0x00001D94U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3                                        (0x00001D98U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1                                        (0x00001DA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2                                        (0x00001DA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3                                        (0x00001DA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1                                        (0x00001DB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2                                        (0x00001DB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3                                        (0x00001DB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1                                        (0x00001DC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2                                        (0x00001DC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3                                        (0x00001DC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1                                        (0x00001DD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2                                        (0x00001DD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3                                        (0x00001DD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1                                        (0x00001DE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2                                        (0x00001DE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3                                        (0x00001DE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1                                        (0x00001DF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2                                        (0x00001DF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3                                        (0x00001DF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1                                        (0x00001E00U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2                                        (0x00001E04U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3                                        (0x00001E08U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1                                        (0x00001E10U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2                                        (0x00001E14U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3                                        (0x00001E18U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1                                        (0x00001E20U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2                                        (0x00001E24U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3                                        (0x00001E28U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1                                        (0x00001E30U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2                                        (0x00001E34U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3                                        (0x00001E38U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1                                        (0x00001E40U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2                                        (0x00001E44U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3                                        (0x00001E48U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1                                        (0x00001E50U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2                                        (0x00001E54U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3                                        (0x00001E58U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1                                        (0x00001E60U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2                                        (0x00001E64U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3                                        (0x00001E68U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1                                        (0x00001E70U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2                                        (0x00001E74U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3                                        (0x00001E78U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1                                        (0x00001E80U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2                                        (0x00001E84U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3                                        (0x00001E88U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1                                        (0x00001E90U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2                                        (0x00001E94U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3                                        (0x00001E98U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1                                        (0x00001EA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2                                        (0x00001EA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3                                        (0x00001EA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1                                        (0x00001EB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2                                        (0x00001EB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3                                        (0x00001EB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1                                        (0x00001EC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2                                        (0x00001EC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3                                        (0x00001EC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1                                        (0x00001ED0U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2                                        (0x00001ED4U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3                                        (0x00001ED8U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1                                        (0x00001EE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2                                        (0x00001EE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3                                        (0x00001EE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1                                        (0x00001EF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2                                        (0x00001EF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3                                        (0x00001EF8U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1                                        (0x00001F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2                                        (0x00001F04U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3                                        (0x00001F08U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1                                        (0x00001F10U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2                                        (0x00001F14U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3                                        (0x00001F18U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1                                        (0x00001F20U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2                                        (0x00001F24U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3                                        (0x00001F28U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1                                        (0x00001F30U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2                                        (0x00001F34U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3                                        (0x00001F38U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1                                        (0x00001F40U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2                                        (0x00001F44U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3                                        (0x00001F48U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1                                        (0x00001F50U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2                                        (0x00001F54U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3                                        (0x00001F58U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1                                        (0x00001F60U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2                                        (0x00001F64U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3                                        (0x00001F68U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1                                        (0x00001F70U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2                                        (0x00001F74U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3                                        (0x00001F78U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1                                        (0x00001F80U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2                                        (0x00001F84U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3                                        (0x00001F88U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1                                        (0x00001F90U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2                                        (0x00001F94U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3                                        (0x00001F98U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1                                        (0x00001FA0U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2                                        (0x00001FA4U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3                                        (0x00001FA8U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1                                        (0x00001FB0U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2                                        (0x00001FB4U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3                                        (0x00001FB8U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1                                        (0x00001FC0U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2                                        (0x00001FC4U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3                                        (0x00001FC8U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1                                        (0x00001FD0U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2                                        (0x00001FD4U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3                                        (0x00001FD8U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1                                        (0x00001FE0U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2                                        (0x00001FE4U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3                                        (0x00001FE8U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1                                        (0x00001FF0U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2                                        (0x00001FF4U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3                                        (0x00001FF8U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONFIG1_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R1_RESETVAL                                 (0x00000000U)

/* CONFIG1_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R2_RESETVAL                                 (0x00000000U)

/* CONFIG1_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG1_R3_RESETVAL                                 (0x00000000U)

/* CONFIG2_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R1_RESETVAL                                 (0x00000000U)

/* CONFIG2_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R2_RESETVAL                                 (0x00000000U)

/* CONFIG2_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG2_R3_RESETVAL                                 (0x00000000U)

/* CONFIG3_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R1_RESETVAL                                 (0x00000000U)

/* CONFIG3_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R2_RESETVAL                                 (0x00000000U)

/* CONFIG3_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG3_R3_RESETVAL                                 (0x00000000U)

/* CONFIG4_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R1_RESETVAL                                 (0x00000000U)

/* CONFIG4_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R2_RESETVAL                                 (0x00000000U)

/* CONFIG4_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG4_R3_RESETVAL                                 (0x00000000U)

/* CONFIG5_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R1_RESETVAL                                 (0x00000000U)

/* CONFIG5_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R2_RESETVAL                                 (0x00000000U)

/* CONFIG5_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG5_R3_RESETVAL                                 (0x00000000U)

/* CONFIG6_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R1_RESETVAL                                 (0x00000000U)

/* CONFIG6_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R2_RESETVAL                                 (0x00000000U)

/* CONFIG6_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG6_R3_RESETVAL                                 (0x00000000U)

/* CONFIG7_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R1_RESETVAL                                 (0x00000000U)

/* CONFIG7_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R2_RESETVAL                                 (0x00000000U)

/* CONFIG7_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG7_R3_RESETVAL                                 (0x00000000U)

/* CONFIG8_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R1_RESETVAL                                 (0x00000000U)

/* CONFIG8_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R2_RESETVAL                                 (0x00000000U)

/* CONFIG8_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG8_R3_RESETVAL                                 (0x00000000U)

/* CONFIG9_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_CHIRP_PROFILE_SELECT_MASK                (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_CHIRP_PROFILE_SELECT_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_CHIRP_PROFILE_SELECT_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_CHIRP_PROFILE_SELECT_MAX                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU1_MASK                                 (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU1_SHIFT                                (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU1_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU1_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_N_SLOPE_VARIABLE_MASK                    (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_N_SLOPE_VARIABLE_SHIFT                   (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_N_SLOPE_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_N_SLOPE_VARIABLE_MAX                     (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU2_MASK                                 (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU2_SHIFT                                (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU2_MAX                                  (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_TX_ENABLE_MASK                           (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_TX_ENABLE_SHIFT                          (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_TX_ENABLE_RESETVAL                       (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_TX_ENABLE_MAX                            (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU3_MASK                                 (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU3_SHIFT                                (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_BPM_CONSTANT_BITS_MASK                   (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_BPM_CONSTANT_BITS_SHIFT                  (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_BPM_CONSTANT_BITS_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_BPM_CONSTANT_BITS_MAX                    (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R1_RESETVAL                                 (0x00000000U)

/* CONFIG9_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_N_START_VARIABLE_MASK                    (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_N_START_VARIABLE_SHIFT                   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_N_START_VARIABLE_RESETVAL                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_N_START_VARIABLE_MAX                     (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_NU_MASK                                  (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_NU_SHIFT                                 (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_NU_RESETVAL                              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_NU_MAX                                   (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R2_RESETVAL                                 (0x00000000U)

/* CONFIG9_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_IDLE_TIME_VARIABLE_MASK                  (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_IDLE_TIME_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_IDLE_TIME_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_IDLE_TIME_VARIABLE_MAX                   (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU2_MASK                                 (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU2_SHIFT                                (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU2_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU2_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_ADC_VALID_START_TIME_VARIABLE_MASK       (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT      (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL   (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_ADC_VALID_START_TIME_VARIABLE_MAX        (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU3_MASK                                 (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU3_SHIFT                                (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU3_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_NU3_MAX                                  (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG9_R3_RESETVAL                                 (0x00000000U)

/* CONFIG10_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R1_RESETVAL                                (0x00000000U)

/* CONFIG10_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R2_RESETVAL                                (0x00000000U)

/* CONFIG10_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG10_R3_RESETVAL                                (0x00000000U)

/* CONFIG11_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R1_RESETVAL                                (0x00000000U)

/* CONFIG11_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R2_RESETVAL                                (0x00000000U)

/* CONFIG11_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG11_R3_RESETVAL                                (0x00000000U)

/* CONFIG12_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R1_RESETVAL                                (0x00000000U)

/* CONFIG12_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R2_RESETVAL                                (0x00000000U)

/* CONFIG12_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG12_R3_RESETVAL                                (0x00000000U)

/* CONFIG13_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R1_RESETVAL                                (0x00000000U)

/* CONFIG13_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R2_RESETVAL                                (0x00000000U)

/* CONFIG13_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG13_R3_RESETVAL                                (0x00000000U)

/* CONFIG14_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R1_RESETVAL                                (0x00000000U)

/* CONFIG14_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R2_RESETVAL                                (0x00000000U)

/* CONFIG14_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG14_R3_RESETVAL                                (0x00000000U)

/* CONFIG15_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R1_RESETVAL                                (0x00000000U)

/* CONFIG15_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R2_RESETVAL                                (0x00000000U)

/* CONFIG15_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG15_R3_RESETVAL                                (0x00000000U)

/* CONFIG16_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R1_RESETVAL                                (0x00000000U)

/* CONFIG16_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R2_RESETVAL                                (0x00000000U)

/* CONFIG16_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG16_R3_RESETVAL                                (0x00000000U)

/* CONFIG17_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R1_RESETVAL                                (0x00000000U)

/* CONFIG17_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R2_RESETVAL                                (0x00000000U)

/* CONFIG17_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG17_R3_RESETVAL                                (0x00000000U)

/* CONFIG18_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R1_RESETVAL                                (0x00000000U)

/* CONFIG18_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R2_RESETVAL                                (0x00000000U)

/* CONFIG18_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG18_R3_RESETVAL                                (0x00000000U)

/* CONFIG19_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R1_RESETVAL                                (0x00000000U)

/* CONFIG19_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R2_RESETVAL                                (0x00000000U)

/* CONFIG19_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG19_R3_RESETVAL                                (0x00000000U)

/* CONFIG20_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R1_RESETVAL                                (0x00000000U)

/* CONFIG20_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R2_RESETVAL                                (0x00000000U)

/* CONFIG20_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG20_R3_RESETVAL                                (0x00000000U)

/* CONFIG21_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R1_RESETVAL                                (0x00000000U)

/* CONFIG21_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R2_RESETVAL                                (0x00000000U)

/* CONFIG21_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG21_R3_RESETVAL                                (0x00000000U)

/* CONFIG22_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R1_RESETVAL                                (0x00000000U)

/* CONFIG22_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R2_RESETVAL                                (0x00000000U)

/* CONFIG22_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG22_R3_RESETVAL                                (0x00000000U)

/* CONFIG23_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R1_RESETVAL                                (0x00000000U)

/* CONFIG23_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R2_RESETVAL                                (0x00000000U)

/* CONFIG23_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG23_R3_RESETVAL                                (0x00000000U)

/* CONFIG24_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R1_RESETVAL                                (0x00000000U)

/* CONFIG24_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R2_RESETVAL                                (0x00000000U)

/* CONFIG24_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG24_R3_RESETVAL                                (0x00000000U)

/* CONFIG25_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R1_RESETVAL                                (0x00000000U)

/* CONFIG25_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R2_RESETVAL                                (0x00000000U)

/* CONFIG25_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG25_R3_RESETVAL                                (0x00000000U)

/* CONFIG26_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R1_RESETVAL                                (0x00000000U)

/* CONFIG26_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R2_RESETVAL                                (0x00000000U)

/* CONFIG26_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG26_R3_RESETVAL                                (0x00000000U)

/* CONFIG27_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R1_RESETVAL                                (0x00000000U)

/* CONFIG27_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R2_RESETVAL                                (0x00000000U)

/* CONFIG27_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG27_R3_RESETVAL                                (0x00000000U)

/* CONFIG28_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R1_RESETVAL                                (0x00000000U)

/* CONFIG28_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R2_RESETVAL                                (0x00000000U)

/* CONFIG28_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG28_R3_RESETVAL                                (0x00000000U)

/* CONFIG29_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R1_RESETVAL                                (0x00000000U)

/* CONFIG29_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R2_RESETVAL                                (0x00000000U)

/* CONFIG29_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG29_R3_RESETVAL                                (0x00000000U)

/* CONFIG30_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R1_RESETVAL                                (0x00000000U)

/* CONFIG30_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R2_RESETVAL                                (0x00000000U)

/* CONFIG30_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG30_R3_RESETVAL                                (0x00000000U)

/* CONFIG31_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R1_RESETVAL                                (0x00000000U)

/* CONFIG31_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R2_RESETVAL                                (0x00000000U)

/* CONFIG31_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG31_R3_RESETVAL                                (0x00000000U)

/* CONFIG32_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R1_RESETVAL                                (0x00000000U)

/* CONFIG32_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R2_RESETVAL                                (0x00000000U)

/* CONFIG32_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG32_R3_RESETVAL                                (0x00000000U)

/* CONFIG33_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R1_RESETVAL                                (0x00000000U)

/* CONFIG33_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R2_RESETVAL                                (0x00000000U)

/* CONFIG33_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG33_R3_RESETVAL                                (0x00000000U)

/* CONFIG34_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R1_RESETVAL                                (0x00000000U)

/* CONFIG34_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R2_RESETVAL                                (0x00000000U)

/* CONFIG34_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG34_R3_RESETVAL                                (0x00000000U)

/* CONFIG35_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R1_RESETVAL                                (0x00000000U)

/* CONFIG35_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R2_RESETVAL                                (0x00000000U)

/* CONFIG35_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG35_R3_RESETVAL                                (0x00000000U)

/* CONFIG36_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R1_RESETVAL                                (0x00000000U)

/* CONFIG36_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R2_RESETVAL                                (0x00000000U)

/* CONFIG36_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG36_R3_RESETVAL                                (0x00000000U)

/* CONFIG37_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R1_RESETVAL                                (0x00000000U)

/* CONFIG37_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R2_RESETVAL                                (0x00000000U)

/* CONFIG37_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG37_R3_RESETVAL                                (0x00000000U)

/* CONFIG38_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R1_RESETVAL                                (0x00000000U)

/* CONFIG38_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R2_RESETVAL                                (0x00000000U)

/* CONFIG38_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG38_R3_RESETVAL                                (0x00000000U)

/* CONFIG39_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R1_RESETVAL                                (0x00000000U)

/* CONFIG39_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R2_RESETVAL                                (0x00000000U)

/* CONFIG39_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG39_R3_RESETVAL                                (0x00000000U)

/* CONFIG40_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R1_RESETVAL                                (0x00000000U)

/* CONFIG40_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R2_RESETVAL                                (0x00000000U)

/* CONFIG40_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG40_R3_RESETVAL                                (0x00000000U)

/* CONFIG41_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R1_RESETVAL                                (0x00000000U)

/* CONFIG41_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R2_RESETVAL                                (0x00000000U)

/* CONFIG41_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG41_R3_RESETVAL                                (0x00000000U)

/* CONFIG42_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R1_RESETVAL                                (0x00000000U)

/* CONFIG42_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R2_RESETVAL                                (0x00000000U)

/* CONFIG42_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG42_R3_RESETVAL                                (0x00000000U)

/* CONFIG43_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R1_RESETVAL                                (0x00000000U)

/* CONFIG43_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R2_RESETVAL                                (0x00000000U)

/* CONFIG43_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG43_R3_RESETVAL                                (0x00000000U)

/* CONFIG44_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R1_RESETVAL                                (0x00000000U)

/* CONFIG44_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R2_RESETVAL                                (0x00000000U)

/* CONFIG44_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG44_R3_RESETVAL                                (0x00000000U)

/* CONFIG45_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R1_RESETVAL                                (0x00000000U)

/* CONFIG45_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R2_RESETVAL                                (0x00000000U)

/* CONFIG45_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG45_R3_RESETVAL                                (0x00000000U)

/* CONFIG46_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R1_RESETVAL                                (0x00000000U)

/* CONFIG46_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R2_RESETVAL                                (0x00000000U)

/* CONFIG46_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG46_R3_RESETVAL                                (0x00000000U)

/* CONFIG47_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R1_RESETVAL                                (0x00000000U)

/* CONFIG47_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R2_RESETVAL                                (0x00000000U)

/* CONFIG47_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG47_R3_RESETVAL                                (0x00000000U)

/* CONFIG48_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R1_RESETVAL                                (0x00000000U)

/* CONFIG48_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R2_RESETVAL                                (0x00000000U)

/* CONFIG48_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG48_R3_RESETVAL                                (0x00000000U)

/* CONFIG49_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R1_RESETVAL                                (0x00000000U)

/* CONFIG49_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R2_RESETVAL                                (0x00000000U)

/* CONFIG49_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG49_R3_RESETVAL                                (0x00000000U)

/* CONFIG50_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R1_RESETVAL                                (0x00000000U)

/* CONFIG50_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R2_RESETVAL                                (0x00000000U)

/* CONFIG50_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG50_R3_RESETVAL                                (0x00000000U)

/* CONFIG51_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R1_RESETVAL                                (0x00000000U)

/* CONFIG51_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R2_RESETVAL                                (0x00000000U)

/* CONFIG51_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG51_R3_RESETVAL                                (0x00000000U)

/* CONFIG52_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R1_RESETVAL                                (0x00000000U)

/* CONFIG52_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R2_RESETVAL                                (0x00000000U)

/* CONFIG52_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG52_R3_RESETVAL                                (0x00000000U)

/* CONFIG53_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R1_RESETVAL                                (0x00000000U)

/* CONFIG53_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R2_RESETVAL                                (0x00000000U)

/* CONFIG53_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG53_R3_RESETVAL                                (0x00000000U)

/* CONFIG54_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R1_RESETVAL                                (0x00000000U)

/* CONFIG54_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R2_RESETVAL                                (0x00000000U)

/* CONFIG54_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG54_R3_RESETVAL                                (0x00000000U)

/* CONFIG55_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R1_RESETVAL                                (0x00000000U)

/* CONFIG55_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R2_RESETVAL                                (0x00000000U)

/* CONFIG55_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG55_R3_RESETVAL                                (0x00000000U)

/* CONFIG56_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R1_RESETVAL                                (0x00000000U)

/* CONFIG56_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R2_RESETVAL                                (0x00000000U)

/* CONFIG56_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG56_R3_RESETVAL                                (0x00000000U)

/* CONFIG57_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R1_RESETVAL                                (0x00000000U)

/* CONFIG57_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R2_RESETVAL                                (0x00000000U)

/* CONFIG57_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG57_R3_RESETVAL                                (0x00000000U)

/* CONFIG58_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R1_RESETVAL                                (0x00000000U)

/* CONFIG58_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R2_RESETVAL                                (0x00000000U)

/* CONFIG58_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG58_R3_RESETVAL                                (0x00000000U)

/* CONFIG59_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R1_RESETVAL                                (0x00000000U)

/* CONFIG59_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R2_RESETVAL                                (0x00000000U)

/* CONFIG59_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG59_R3_RESETVAL                                (0x00000000U)

/* CONFIG60_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R1_RESETVAL                                (0x00000000U)

/* CONFIG60_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R2_RESETVAL                                (0x00000000U)

/* CONFIG60_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG60_R3_RESETVAL                                (0x00000000U)

/* CONFIG61_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R1_RESETVAL                                (0x00000000U)

/* CONFIG61_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R2_RESETVAL                                (0x00000000U)

/* CONFIG61_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG61_R3_RESETVAL                                (0x00000000U)

/* CONFIG62_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R1_RESETVAL                                (0x00000000U)

/* CONFIG62_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R2_RESETVAL                                (0x00000000U)

/* CONFIG62_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG62_R3_RESETVAL                                (0x00000000U)

/* CONFIG63_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R1_RESETVAL                                (0x00000000U)

/* CONFIG63_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R2_RESETVAL                                (0x00000000U)

/* CONFIG63_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG63_R3_RESETVAL                                (0x00000000U)

/* CONFIG64_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R1_RESETVAL                                (0x00000000U)

/* CONFIG64_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R2_RESETVAL                                (0x00000000U)

/* CONFIG64_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG64_R3_RESETVAL                                (0x00000000U)

/* CONFIG65_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R1_RESETVAL                                (0x00000000U)

/* CONFIG65_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R2_RESETVAL                                (0x00000000U)

/* CONFIG65_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG65_R3_RESETVAL                                (0x00000000U)

/* CONFIG66_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R1_RESETVAL                                (0x00000000U)

/* CONFIG66_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R2_RESETVAL                                (0x00000000U)

/* CONFIG66_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG66_R3_RESETVAL                                (0x00000000U)

/* CONFIG67_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R1_RESETVAL                                (0x00000000U)

/* CONFIG67_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R2_RESETVAL                                (0x00000000U)

/* CONFIG67_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG67_R3_RESETVAL                                (0x00000000U)

/* CONFIG68_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R1_RESETVAL                                (0x00000000U)

/* CONFIG68_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R2_RESETVAL                                (0x00000000U)

/* CONFIG68_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG68_R3_RESETVAL                                (0x00000000U)

/* CONFIG69_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R1_RESETVAL                                (0x00000000U)

/* CONFIG69_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R2_RESETVAL                                (0x00000000U)

/* CONFIG69_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG69_R3_RESETVAL                                (0x00000000U)

/* CONFIG70_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R1_RESETVAL                                (0x00000000U)

/* CONFIG70_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R2_RESETVAL                                (0x00000000U)

/* CONFIG70_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG70_R3_RESETVAL                                (0x00000000U)

/* CONFIG71_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R1_RESETVAL                                (0x00000000U)

/* CONFIG71_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R2_RESETVAL                                (0x00000000U)

/* CONFIG71_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG71_R3_RESETVAL                                (0x00000000U)

/* CONFIG72_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R1_RESETVAL                                (0x00000000U)

/* CONFIG72_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R2_RESETVAL                                (0x00000000U)

/* CONFIG72_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG72_R3_RESETVAL                                (0x00000000U)

/* CONFIG73_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R1_RESETVAL                                (0x00000000U)

/* CONFIG73_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R2_RESETVAL                                (0x00000000U)

/* CONFIG73_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG73_R3_RESETVAL                                (0x00000000U)

/* CONFIG74_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R1_RESETVAL                                (0x00000000U)

/* CONFIG74_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R2_RESETVAL                                (0x00000000U)

/* CONFIG74_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG74_R3_RESETVAL                                (0x00000000U)

/* CONFIG75_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R1_RESETVAL                                (0x00000000U)

/* CONFIG75_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R2_RESETVAL                                (0x00000000U)

/* CONFIG75_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG75_R3_RESETVAL                                (0x00000000U)

/* CONFIG76_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R1_RESETVAL                                (0x00000000U)

/* CONFIG76_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R2_RESETVAL                                (0x00000000U)

/* CONFIG76_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG76_R3_RESETVAL                                (0x00000000U)

/* CONFIG77_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R1_RESETVAL                                (0x00000000U)

/* CONFIG77_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R2_RESETVAL                                (0x00000000U)

/* CONFIG77_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG77_R3_RESETVAL                                (0x00000000U)

/* CONFIG78_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R1_RESETVAL                                (0x00000000U)

/* CONFIG78_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R2_RESETVAL                                (0x00000000U)

/* CONFIG78_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG78_R3_RESETVAL                                (0x00000000U)

/* CONFIG79_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R1_RESETVAL                                (0x00000000U)

/* CONFIG79_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R2_RESETVAL                                (0x00000000U)

/* CONFIG79_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG79_R3_RESETVAL                                (0x00000000U)

/* CONFIG80_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R1_RESETVAL                                (0x00000000U)

/* CONFIG80_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R2_RESETVAL                                (0x00000000U)

/* CONFIG80_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG80_R3_RESETVAL                                (0x00000000U)

/* CONFIG81_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R1_RESETVAL                                (0x00000000U)

/* CONFIG81_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R2_RESETVAL                                (0x00000000U)

/* CONFIG81_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG81_R3_RESETVAL                                (0x00000000U)

/* CONFIG82_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R1_RESETVAL                                (0x00000000U)

/* CONFIG82_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R2_RESETVAL                                (0x00000000U)

/* CONFIG82_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG82_R3_RESETVAL                                (0x00000000U)

/* CONFIG83_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R1_RESETVAL                                (0x00000000U)

/* CONFIG83_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R2_RESETVAL                                (0x00000000U)

/* CONFIG83_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG83_R3_RESETVAL                                (0x00000000U)

/* CONFIG84_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R1_RESETVAL                                (0x00000000U)

/* CONFIG84_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R2_RESETVAL                                (0x00000000U)

/* CONFIG84_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG84_R3_RESETVAL                                (0x00000000U)

/* CONFIG85_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R1_RESETVAL                                (0x00000000U)

/* CONFIG85_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R2_RESETVAL                                (0x00000000U)

/* CONFIG85_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG85_R3_RESETVAL                                (0x00000000U)

/* CONFIG86_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R1_RESETVAL                                (0x00000000U)

/* CONFIG86_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R2_RESETVAL                                (0x00000000U)

/* CONFIG86_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG86_R3_RESETVAL                                (0x00000000U)

/* CONFIG87_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R1_RESETVAL                                (0x00000000U)

/* CONFIG87_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R2_RESETVAL                                (0x00000000U)

/* CONFIG87_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG87_R3_RESETVAL                                (0x00000000U)

/* CONFIG88_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R1_RESETVAL                                (0x00000000U)

/* CONFIG88_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R2_RESETVAL                                (0x00000000U)

/* CONFIG88_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG88_R3_RESETVAL                                (0x00000000U)

/* CONFIG89_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R1_RESETVAL                                (0x00000000U)

/* CONFIG89_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R2_RESETVAL                                (0x00000000U)

/* CONFIG89_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG89_R3_RESETVAL                                (0x00000000U)

/* CONFIG90_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R1_RESETVAL                                (0x00000000U)

/* CONFIG90_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R2_RESETVAL                                (0x00000000U)

/* CONFIG90_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG90_R3_RESETVAL                                (0x00000000U)

/* CONFIG91_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R1_RESETVAL                                (0x00000000U)

/* CONFIG91_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R2_RESETVAL                                (0x00000000U)

/* CONFIG91_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG91_R3_RESETVAL                                (0x00000000U)

/* CONFIG92_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R1_RESETVAL                                (0x00000000U)

/* CONFIG92_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R2_RESETVAL                                (0x00000000U)

/* CONFIG92_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG92_R3_RESETVAL                                (0x00000000U)

/* CONFIG93_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R1_RESETVAL                                (0x00000000U)

/* CONFIG93_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R2_RESETVAL                                (0x00000000U)

/* CONFIG93_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG93_R3_RESETVAL                                (0x00000000U)

/* CONFIG94_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R1_RESETVAL                                (0x00000000U)

/* CONFIG94_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R2_RESETVAL                                (0x00000000U)

/* CONFIG94_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG94_R3_RESETVAL                                (0x00000000U)

/* CONFIG95_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R1_RESETVAL                                (0x00000000U)

/* CONFIG95_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R2_RESETVAL                                (0x00000000U)

/* CONFIG95_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG95_R3_RESETVAL                                (0x00000000U)

/* CONFIG96_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R1_RESETVAL                                (0x00000000U)

/* CONFIG96_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R2_RESETVAL                                (0x00000000U)

/* CONFIG96_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG96_R3_RESETVAL                                (0x00000000U)

/* CONFIG97_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R1_RESETVAL                                (0x00000000U)

/* CONFIG97_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R2_RESETVAL                                (0x00000000U)

/* CONFIG97_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG97_R3_RESETVAL                                (0x00000000U)

/* CONFIG98_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R1_RESETVAL                                (0x00000000U)

/* CONFIG98_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R2_RESETVAL                                (0x00000000U)

/* CONFIG98_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG98_R3_RESETVAL                                (0x00000000U)

/* CONFIG99_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_CHIRP_PROFILE_SELECT_MASK               (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_CHIRP_PROFILE_SELECT_SHIFT              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_CHIRP_PROFILE_SELECT_RESETVAL           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_CHIRP_PROFILE_SELECT_MAX                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU1_MASK                                (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU1_SHIFT                               (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU1_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU1_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_N_SLOPE_VARIABLE_MASK                   (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_N_SLOPE_VARIABLE_SHIFT                  (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_N_SLOPE_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_N_SLOPE_VARIABLE_MAX                    (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU2_MASK                                (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU2_SHIFT                               (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU2_MAX                                 (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_TX_ENABLE_MASK                          (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_TX_ENABLE_SHIFT                         (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_TX_ENABLE_RESETVAL                      (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_TX_ENABLE_MAX                           (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU3_MASK                                (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU3_SHIFT                               (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_BPM_CONSTANT_BITS_MASK                  (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_BPM_CONSTANT_BITS_SHIFT                 (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_BPM_CONSTANT_BITS_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_BPM_CONSTANT_BITS_MAX                   (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R1_RESETVAL                                (0x00000000U)

/* CONFIG99_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_N_START_VARIABLE_MASK                   (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_N_START_VARIABLE_SHIFT                  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_N_START_VARIABLE_RESETVAL               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_N_START_VARIABLE_MAX                    (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_NU_MASK                                 (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_NU_SHIFT                                (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_NU_RESETVAL                             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_NU_MAX                                  (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R2_RESETVAL                                (0x00000000U)

/* CONFIG99_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_IDLE_TIME_VARIABLE_MASK                 (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_IDLE_TIME_VARIABLE_SHIFT                (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_IDLE_TIME_VARIABLE_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_IDLE_TIME_VARIABLE_MAX                  (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU2_MASK                                (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU2_SHIFT                               (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU2_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU2_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_ADC_VALID_START_TIME_VARIABLE_MASK      (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT     (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL  (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_ADC_VALID_START_TIME_VARIABLE_MAX       (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU3_MASK                                (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU3_SHIFT                               (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU3_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_NU3_MAX                                 (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG99_R3_RESETVAL                                (0x00000000U)

/* CONFIG100_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R1_RESETVAL                               (0x00000000U)

/* CONFIG100_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R2_RESETVAL                               (0x00000000U)

/* CONFIG100_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG100_R3_RESETVAL                               (0x00000000U)

/* CONFIG101_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R1_RESETVAL                               (0x00000000U)

/* CONFIG101_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R2_RESETVAL                               (0x00000000U)

/* CONFIG101_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG101_R3_RESETVAL                               (0x00000000U)

/* CONFIG102_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R1_RESETVAL                               (0x00000000U)

/* CONFIG102_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R2_RESETVAL                               (0x00000000U)

/* CONFIG102_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG102_R3_RESETVAL                               (0x00000000U)

/* CONFIG103_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R1_RESETVAL                               (0x00000000U)

/* CONFIG103_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R2_RESETVAL                               (0x00000000U)

/* CONFIG103_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG103_R3_RESETVAL                               (0x00000000U)

/* CONFIG104_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R1_RESETVAL                               (0x00000000U)

/* CONFIG104_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R2_RESETVAL                               (0x00000000U)

/* CONFIG104_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG104_R3_RESETVAL                               (0x00000000U)

/* CONFIG105_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R1_RESETVAL                               (0x00000000U)

/* CONFIG105_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R2_RESETVAL                               (0x00000000U)

/* CONFIG105_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG105_R3_RESETVAL                               (0x00000000U)

/* CONFIG106_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R1_RESETVAL                               (0x00000000U)

/* CONFIG106_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R2_RESETVAL                               (0x00000000U)

/* CONFIG106_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG106_R3_RESETVAL                               (0x00000000U)

/* CONFIG107_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R1_RESETVAL                               (0x00000000U)

/* CONFIG107_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R2_RESETVAL                               (0x00000000U)

/* CONFIG107_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG107_R3_RESETVAL                               (0x00000000U)

/* CONFIG108_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R1_RESETVAL                               (0x00000000U)

/* CONFIG108_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R2_RESETVAL                               (0x00000000U)

/* CONFIG108_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG108_R3_RESETVAL                               (0x00000000U)

/* CONFIG109_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R1_RESETVAL                               (0x00000000U)

/* CONFIG109_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R2_RESETVAL                               (0x00000000U)

/* CONFIG109_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG109_R3_RESETVAL                               (0x00000000U)

/* CONFIG110_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R1_RESETVAL                               (0x00000000U)

/* CONFIG110_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R2_RESETVAL                               (0x00000000U)

/* CONFIG110_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG110_R3_RESETVAL                               (0x00000000U)

/* CONFIG111_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R1_RESETVAL                               (0x00000000U)

/* CONFIG111_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R2_RESETVAL                               (0x00000000U)

/* CONFIG111_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG111_R3_RESETVAL                               (0x00000000U)

/* CONFIG112_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R1_RESETVAL                               (0x00000000U)

/* CONFIG112_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R2_RESETVAL                               (0x00000000U)

/* CONFIG112_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG112_R3_RESETVAL                               (0x00000000U)

/* CONFIG113_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R1_RESETVAL                               (0x00000000U)

/* CONFIG113_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R2_RESETVAL                               (0x00000000U)

/* CONFIG113_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG113_R3_RESETVAL                               (0x00000000U)

/* CONFIG114_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R1_RESETVAL                               (0x00000000U)

/* CONFIG114_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R2_RESETVAL                               (0x00000000U)

/* CONFIG114_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG114_R3_RESETVAL                               (0x00000000U)

/* CONFIG115_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R1_RESETVAL                               (0x00000000U)

/* CONFIG115_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R2_RESETVAL                               (0x00000000U)

/* CONFIG115_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG115_R3_RESETVAL                               (0x00000000U)

/* CONFIG116_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R1_RESETVAL                               (0x00000000U)

/* CONFIG116_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R2_RESETVAL                               (0x00000000U)

/* CONFIG116_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG116_R3_RESETVAL                               (0x00000000U)

/* CONFIG117_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R1_RESETVAL                               (0x00000000U)

/* CONFIG117_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R2_RESETVAL                               (0x00000000U)

/* CONFIG117_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG117_R3_RESETVAL                               (0x00000000U)

/* CONFIG118_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R1_RESETVAL                               (0x00000000U)

/* CONFIG118_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R2_RESETVAL                               (0x00000000U)

/* CONFIG118_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG118_R3_RESETVAL                               (0x00000000U)

/* CONFIG119_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R1_RESETVAL                               (0x00000000U)

/* CONFIG119_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R2_RESETVAL                               (0x00000000U)

/* CONFIG119_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG119_R3_RESETVAL                               (0x00000000U)

/* CONFIG120_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R1_RESETVAL                               (0x00000000U)

/* CONFIG120_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R2_RESETVAL                               (0x00000000U)

/* CONFIG120_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG120_R3_RESETVAL                               (0x00000000U)

/* CONFIG121_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R1_RESETVAL                               (0x00000000U)

/* CONFIG121_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R2_RESETVAL                               (0x00000000U)

/* CONFIG121_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG121_R3_RESETVAL                               (0x00000000U)

/* CONFIG122_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R1_RESETVAL                               (0x00000000U)

/* CONFIG122_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R2_RESETVAL                               (0x00000000U)

/* CONFIG122_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG122_R3_RESETVAL                               (0x00000000U)

/* CONFIG123_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R1_RESETVAL                               (0x00000000U)

/* CONFIG123_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R2_RESETVAL                               (0x00000000U)

/* CONFIG123_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG123_R3_RESETVAL                               (0x00000000U)

/* CONFIG124_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R1_RESETVAL                               (0x00000000U)

/* CONFIG124_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R2_RESETVAL                               (0x00000000U)

/* CONFIG124_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG124_R3_RESETVAL                               (0x00000000U)

/* CONFIG125_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R1_RESETVAL                               (0x00000000U)

/* CONFIG125_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R2_RESETVAL                               (0x00000000U)

/* CONFIG125_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG125_R3_RESETVAL                               (0x00000000U)

/* CONFIG126_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R1_RESETVAL                               (0x00000000U)

/* CONFIG126_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R2_RESETVAL                               (0x00000000U)

/* CONFIG126_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG126_R3_RESETVAL                               (0x00000000U)

/* CONFIG127_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R1_RESETVAL                               (0x00000000U)

/* CONFIG127_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R2_RESETVAL                               (0x00000000U)

/* CONFIG127_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG127_R3_RESETVAL                               (0x00000000U)

/* CONFIG128_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R1_RESETVAL                               (0x00000000U)

/* CONFIG128_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R2_RESETVAL                               (0x00000000U)

/* CONFIG128_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG128_R3_RESETVAL                               (0x00000000U)

/* CONFIG129_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R1_RESETVAL                               (0x00000000U)

/* CONFIG129_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R2_RESETVAL                               (0x00000000U)

/* CONFIG129_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG129_R3_RESETVAL                               (0x00000000U)

/* CONFIG130_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R1_RESETVAL                               (0x00000000U)

/* CONFIG130_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R2_RESETVAL                               (0x00000000U)

/* CONFIG130_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG130_R3_RESETVAL                               (0x00000000U)

/* CONFIG131_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R1_RESETVAL                               (0x00000000U)

/* CONFIG131_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R2_RESETVAL                               (0x00000000U)

/* CONFIG131_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG131_R3_RESETVAL                               (0x00000000U)

/* CONFIG132_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R1_RESETVAL                               (0x00000000U)

/* CONFIG132_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R2_RESETVAL                               (0x00000000U)

/* CONFIG132_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG132_R3_RESETVAL                               (0x00000000U)

/* CONFIG133_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R1_RESETVAL                               (0x00000000U)

/* CONFIG133_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R2_RESETVAL                               (0x00000000U)

/* CONFIG133_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG133_R3_RESETVAL                               (0x00000000U)

/* CONFIG134_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R1_RESETVAL                               (0x00000000U)

/* CONFIG134_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R2_RESETVAL                               (0x00000000U)

/* CONFIG134_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG134_R3_RESETVAL                               (0x00000000U)

/* CONFIG135_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R1_RESETVAL                               (0x00000000U)

/* CONFIG135_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R2_RESETVAL                               (0x00000000U)

/* CONFIG135_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG135_R3_RESETVAL                               (0x00000000U)

/* CONFIG136_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R1_RESETVAL                               (0x00000000U)

/* CONFIG136_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R2_RESETVAL                               (0x00000000U)

/* CONFIG136_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG136_R3_RESETVAL                               (0x00000000U)

/* CONFIG137_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R1_RESETVAL                               (0x00000000U)

/* CONFIG137_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R2_RESETVAL                               (0x00000000U)

/* CONFIG137_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG137_R3_RESETVAL                               (0x00000000U)

/* CONFIG138_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R1_RESETVAL                               (0x00000000U)

/* CONFIG138_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R2_RESETVAL                               (0x00000000U)

/* CONFIG138_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG138_R3_RESETVAL                               (0x00000000U)

/* CONFIG139_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R1_RESETVAL                               (0x00000000U)

/* CONFIG139_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R2_RESETVAL                               (0x00000000U)

/* CONFIG139_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG139_R3_RESETVAL                               (0x00000000U)

/* CONFIG140_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R1_RESETVAL                               (0x00000000U)

/* CONFIG140_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R2_RESETVAL                               (0x00000000U)

/* CONFIG140_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG140_R3_RESETVAL                               (0x00000000U)

/* CONFIG141_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R1_RESETVAL                               (0x00000000U)

/* CONFIG141_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R2_RESETVAL                               (0x00000000U)

/* CONFIG141_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG141_R3_RESETVAL                               (0x00000000U)

/* CONFIG142_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R1_RESETVAL                               (0x00000000U)

/* CONFIG142_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R2_RESETVAL                               (0x00000000U)

/* CONFIG142_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG142_R3_RESETVAL                               (0x00000000U)

/* CONFIG143_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R1_RESETVAL                               (0x00000000U)

/* CONFIG143_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R2_RESETVAL                               (0x00000000U)

/* CONFIG143_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG143_R3_RESETVAL                               (0x00000000U)

/* CONFIG144_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R1_RESETVAL                               (0x00000000U)

/* CONFIG144_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R2_RESETVAL                               (0x00000000U)

/* CONFIG144_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG144_R3_RESETVAL                               (0x00000000U)

/* CONFIG145_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R1_RESETVAL                               (0x00000000U)

/* CONFIG145_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R2_RESETVAL                               (0x00000000U)

/* CONFIG145_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG145_R3_RESETVAL                               (0x00000000U)

/* CONFIG146_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R1_RESETVAL                               (0x00000000U)

/* CONFIG146_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R2_RESETVAL                               (0x00000000U)

/* CONFIG146_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG146_R3_RESETVAL                               (0x00000000U)

/* CONFIG147_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R1_RESETVAL                               (0x00000000U)

/* CONFIG147_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R2_RESETVAL                               (0x00000000U)

/* CONFIG147_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG147_R3_RESETVAL                               (0x00000000U)

/* CONFIG148_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R1_RESETVAL                               (0x00000000U)

/* CONFIG148_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R2_RESETVAL                               (0x00000000U)

/* CONFIG148_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG148_R3_RESETVAL                               (0x00000000U)

/* CONFIG149_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R1_RESETVAL                               (0x00000000U)

/* CONFIG149_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R2_RESETVAL                               (0x00000000U)

/* CONFIG149_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG149_R3_RESETVAL                               (0x00000000U)

/* CONFIG150_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R1_RESETVAL                               (0x00000000U)

/* CONFIG150_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R2_RESETVAL                               (0x00000000U)

/* CONFIG150_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG150_R3_RESETVAL                               (0x00000000U)

/* CONFIG151_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R1_RESETVAL                               (0x00000000U)

/* CONFIG151_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R2_RESETVAL                               (0x00000000U)

/* CONFIG151_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG151_R3_RESETVAL                               (0x00000000U)

/* CONFIG152_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R1_RESETVAL                               (0x00000000U)

/* CONFIG152_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R2_RESETVAL                               (0x00000000U)

/* CONFIG152_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG152_R3_RESETVAL                               (0x00000000U)

/* CONFIG153_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R1_RESETVAL                               (0x00000000U)

/* CONFIG153_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R2_RESETVAL                               (0x00000000U)

/* CONFIG153_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG153_R3_RESETVAL                               (0x00000000U)

/* CONFIG154_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R1_RESETVAL                               (0x00000000U)

/* CONFIG154_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R2_RESETVAL                               (0x00000000U)

/* CONFIG154_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG154_R3_RESETVAL                               (0x00000000U)

/* CONFIG155_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R1_RESETVAL                               (0x00000000U)

/* CONFIG155_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R2_RESETVAL                               (0x00000000U)

/* CONFIG155_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG155_R3_RESETVAL                               (0x00000000U)

/* CONFIG156_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R1_RESETVAL                               (0x00000000U)

/* CONFIG156_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R2_RESETVAL                               (0x00000000U)

/* CONFIG156_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG156_R3_RESETVAL                               (0x00000000U)

/* CONFIG157_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R1_RESETVAL                               (0x00000000U)

/* CONFIG157_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R2_RESETVAL                               (0x00000000U)

/* CONFIG157_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG157_R3_RESETVAL                               (0x00000000U)

/* CONFIG158_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R1_RESETVAL                               (0x00000000U)

/* CONFIG158_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R2_RESETVAL                               (0x00000000U)

/* CONFIG158_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG158_R3_RESETVAL                               (0x00000000U)

/* CONFIG159_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R1_RESETVAL                               (0x00000000U)

/* CONFIG159_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R2_RESETVAL                               (0x00000000U)

/* CONFIG159_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG159_R3_RESETVAL                               (0x00000000U)

/* CONFIG160_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R1_RESETVAL                               (0x00000000U)

/* CONFIG160_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R2_RESETVAL                               (0x00000000U)

/* CONFIG160_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG160_R3_RESETVAL                               (0x00000000U)

/* CONFIG161_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R1_RESETVAL                               (0x00000000U)

/* CONFIG161_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R2_RESETVAL                               (0x00000000U)

/* CONFIG161_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG161_R3_RESETVAL                               (0x00000000U)

/* CONFIG162_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R1_RESETVAL                               (0x00000000U)

/* CONFIG162_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R2_RESETVAL                               (0x00000000U)

/* CONFIG162_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG162_R3_RESETVAL                               (0x00000000U)

/* CONFIG163_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R1_RESETVAL                               (0x00000000U)

/* CONFIG163_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R2_RESETVAL                               (0x00000000U)

/* CONFIG163_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG163_R3_RESETVAL                               (0x00000000U)

/* CONFIG164_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R1_RESETVAL                               (0x00000000U)

/* CONFIG164_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R2_RESETVAL                               (0x00000000U)

/* CONFIG164_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG164_R3_RESETVAL                               (0x00000000U)

/* CONFIG165_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R1_RESETVAL                               (0x00000000U)

/* CONFIG165_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R2_RESETVAL                               (0x00000000U)

/* CONFIG165_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG165_R3_RESETVAL                               (0x00000000U)

/* CONFIG166_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R1_RESETVAL                               (0x00000000U)

/* CONFIG166_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R2_RESETVAL                               (0x00000000U)

/* CONFIG166_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG166_R3_RESETVAL                               (0x00000000U)

/* CONFIG167_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R1_RESETVAL                               (0x00000000U)

/* CONFIG167_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R2_RESETVAL                               (0x00000000U)

/* CONFIG167_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG167_R3_RESETVAL                               (0x00000000U)

/* CONFIG168_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R1_RESETVAL                               (0x00000000U)

/* CONFIG168_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R2_RESETVAL                               (0x00000000U)

/* CONFIG168_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG168_R3_RESETVAL                               (0x00000000U)

/* CONFIG169_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R1_RESETVAL                               (0x00000000U)

/* CONFIG169_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R2_RESETVAL                               (0x00000000U)

/* CONFIG169_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG169_R3_RESETVAL                               (0x00000000U)

/* CONFIG170_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R1_RESETVAL                               (0x00000000U)

/* CONFIG170_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R2_RESETVAL                               (0x00000000U)

/* CONFIG170_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG170_R3_RESETVAL                               (0x00000000U)

/* CONFIG171_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R1_RESETVAL                               (0x00000000U)

/* CONFIG171_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R2_RESETVAL                               (0x00000000U)

/* CONFIG171_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG171_R3_RESETVAL                               (0x00000000U)

/* CONFIG172_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R1_RESETVAL                               (0x00000000U)

/* CONFIG172_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R2_RESETVAL                               (0x00000000U)

/* CONFIG172_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG172_R3_RESETVAL                               (0x00000000U)

/* CONFIG173_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R1_RESETVAL                               (0x00000000U)

/* CONFIG173_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R2_RESETVAL                               (0x00000000U)

/* CONFIG173_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG173_R3_RESETVAL                               (0x00000000U)

/* CONFIG174_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R1_RESETVAL                               (0x00000000U)

/* CONFIG174_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R2_RESETVAL                               (0x00000000U)

/* CONFIG174_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG174_R3_RESETVAL                               (0x00000000U)

/* CONFIG175_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R1_RESETVAL                               (0x00000000U)

/* CONFIG175_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R2_RESETVAL                               (0x00000000U)

/* CONFIG175_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG175_R3_RESETVAL                               (0x00000000U)

/* CONFIG176_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R1_RESETVAL                               (0x00000000U)

/* CONFIG176_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R2_RESETVAL                               (0x00000000U)

/* CONFIG176_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG176_R3_RESETVAL                               (0x00000000U)

/* CONFIG177_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R1_RESETVAL                               (0x00000000U)

/* CONFIG177_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R2_RESETVAL                               (0x00000000U)

/* CONFIG177_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG177_R3_RESETVAL                               (0x00000000U)

/* CONFIG178_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R1_RESETVAL                               (0x00000000U)

/* CONFIG178_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R2_RESETVAL                               (0x00000000U)

/* CONFIG178_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG178_R3_RESETVAL                               (0x00000000U)

/* CONFIG179_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R1_RESETVAL                               (0x00000000U)

/* CONFIG179_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R2_RESETVAL                               (0x00000000U)

/* CONFIG179_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG179_R3_RESETVAL                               (0x00000000U)

/* CONFIG180_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R1_RESETVAL                               (0x00000000U)

/* CONFIG180_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R2_RESETVAL                               (0x00000000U)

/* CONFIG180_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG180_R3_RESETVAL                               (0x00000000U)

/* CONFIG181_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R1_RESETVAL                               (0x00000000U)

/* CONFIG181_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R2_RESETVAL                               (0x00000000U)

/* CONFIG181_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG181_R3_RESETVAL                               (0x00000000U)

/* CONFIG182_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R1_RESETVAL                               (0x00000000U)

/* CONFIG182_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R2_RESETVAL                               (0x00000000U)

/* CONFIG182_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG182_R3_RESETVAL                               (0x00000000U)

/* CONFIG183_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R1_RESETVAL                               (0x00000000U)

/* CONFIG183_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R2_RESETVAL                               (0x00000000U)

/* CONFIG183_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG183_R3_RESETVAL                               (0x00000000U)

/* CONFIG184_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R1_RESETVAL                               (0x00000000U)

/* CONFIG184_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R2_RESETVAL                               (0x00000000U)

/* CONFIG184_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG184_R3_RESETVAL                               (0x00000000U)

/* CONFIG185_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R1_RESETVAL                               (0x00000000U)

/* CONFIG185_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R2_RESETVAL                               (0x00000000U)

/* CONFIG185_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG185_R3_RESETVAL                               (0x00000000U)

/* CONFIG186_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R1_RESETVAL                               (0x00000000U)

/* CONFIG186_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R2_RESETVAL                               (0x00000000U)

/* CONFIG186_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG186_R3_RESETVAL                               (0x00000000U)

/* CONFIG187_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R1_RESETVAL                               (0x00000000U)

/* CONFIG187_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R2_RESETVAL                               (0x00000000U)

/* CONFIG187_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG187_R3_RESETVAL                               (0x00000000U)

/* CONFIG188_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R1_RESETVAL                               (0x00000000U)

/* CONFIG188_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R2_RESETVAL                               (0x00000000U)

/* CONFIG188_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG188_R3_RESETVAL                               (0x00000000U)

/* CONFIG189_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R1_RESETVAL                               (0x00000000U)

/* CONFIG189_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R2_RESETVAL                               (0x00000000U)

/* CONFIG189_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG189_R3_RESETVAL                               (0x00000000U)

/* CONFIG190_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R1_RESETVAL                               (0x00000000U)

/* CONFIG190_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R2_RESETVAL                               (0x00000000U)

/* CONFIG190_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG190_R3_RESETVAL                               (0x00000000U)

/* CONFIG191_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R1_RESETVAL                               (0x00000000U)

/* CONFIG191_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R2_RESETVAL                               (0x00000000U)

/* CONFIG191_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG191_R3_RESETVAL                               (0x00000000U)

/* CONFIG192_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R1_RESETVAL                               (0x00000000U)

/* CONFIG192_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R2_RESETVAL                               (0x00000000U)

/* CONFIG192_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG192_R3_RESETVAL                               (0x00000000U)

/* CONFIG193_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R1_RESETVAL                               (0x00000000U)

/* CONFIG193_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R2_RESETVAL                               (0x00000000U)

/* CONFIG193_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG193_R3_RESETVAL                               (0x00000000U)

/* CONFIG194_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R1_RESETVAL                               (0x00000000U)

/* CONFIG194_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R2_RESETVAL                               (0x00000000U)

/* CONFIG194_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG194_R3_RESETVAL                               (0x00000000U)

/* CONFIG195_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R1_RESETVAL                               (0x00000000U)

/* CONFIG195_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R2_RESETVAL                               (0x00000000U)

/* CONFIG195_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG195_R3_RESETVAL                               (0x00000000U)

/* CONFIG196_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R1_RESETVAL                               (0x00000000U)

/* CONFIG196_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R2_RESETVAL                               (0x00000000U)

/* CONFIG196_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG196_R3_RESETVAL                               (0x00000000U)

/* CONFIG197_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R1_RESETVAL                               (0x00000000U)

/* CONFIG197_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R2_RESETVAL                               (0x00000000U)

/* CONFIG197_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG197_R3_RESETVAL                               (0x00000000U)

/* CONFIG198_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R1_RESETVAL                               (0x00000000U)

/* CONFIG198_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R2_RESETVAL                               (0x00000000U)

/* CONFIG198_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG198_R3_RESETVAL                               (0x00000000U)

/* CONFIG199_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R1_RESETVAL                               (0x00000000U)

/* CONFIG199_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R2_RESETVAL                               (0x00000000U)

/* CONFIG199_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG199_R3_RESETVAL                               (0x00000000U)

/* CONFIG200_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R1_RESETVAL                               (0x00000000U)

/* CONFIG200_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R2_RESETVAL                               (0x00000000U)

/* CONFIG200_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG200_R3_RESETVAL                               (0x00000000U)

/* CONFIG201_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R1_RESETVAL                               (0x00000000U)

/* CONFIG201_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R2_RESETVAL                               (0x00000000U)

/* CONFIG201_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG201_R3_RESETVAL                               (0x00000000U)

/* CONFIG202_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R1_RESETVAL                               (0x00000000U)

/* CONFIG202_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R2_RESETVAL                               (0x00000000U)

/* CONFIG202_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG202_R3_RESETVAL                               (0x00000000U)

/* CONFIG203_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R1_RESETVAL                               (0x00000000U)

/* CONFIG203_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R2_RESETVAL                               (0x00000000U)

/* CONFIG203_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG203_R3_RESETVAL                               (0x00000000U)

/* CONFIG204_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R1_RESETVAL                               (0x00000000U)

/* CONFIG204_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R2_RESETVAL                               (0x00000000U)

/* CONFIG204_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG204_R3_RESETVAL                               (0x00000000U)

/* CONFIG205_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R1_RESETVAL                               (0x00000000U)

/* CONFIG205_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R2_RESETVAL                               (0x00000000U)

/* CONFIG205_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG205_R3_RESETVAL                               (0x00000000U)

/* CONFIG206_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R1_RESETVAL                               (0x00000000U)

/* CONFIG206_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R2_RESETVAL                               (0x00000000U)

/* CONFIG206_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG206_R3_RESETVAL                               (0x00000000U)

/* CONFIG207_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R1_RESETVAL                               (0x00000000U)

/* CONFIG207_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R2_RESETVAL                               (0x00000000U)

/* CONFIG207_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG207_R3_RESETVAL                               (0x00000000U)

/* CONFIG208_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R1_RESETVAL                               (0x00000000U)

/* CONFIG208_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R2_RESETVAL                               (0x00000000U)

/* CONFIG208_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG208_R3_RESETVAL                               (0x00000000U)

/* CONFIG209_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R1_RESETVAL                               (0x00000000U)

/* CONFIG209_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R2_RESETVAL                               (0x00000000U)

/* CONFIG209_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG209_R3_RESETVAL                               (0x00000000U)

/* CONFIG210_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R1_RESETVAL                               (0x00000000U)

/* CONFIG210_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R2_RESETVAL                               (0x00000000U)

/* CONFIG210_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG210_R3_RESETVAL                               (0x00000000U)

/* CONFIG211_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R1_RESETVAL                               (0x00000000U)

/* CONFIG211_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R2_RESETVAL                               (0x00000000U)

/* CONFIG211_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG211_R3_RESETVAL                               (0x00000000U)

/* CONFIG212_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R1_RESETVAL                               (0x00000000U)

/* CONFIG212_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R2_RESETVAL                               (0x00000000U)

/* CONFIG212_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG212_R3_RESETVAL                               (0x00000000U)

/* CONFIG213_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R1_RESETVAL                               (0x00000000U)

/* CONFIG213_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R2_RESETVAL                               (0x00000000U)

/* CONFIG213_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG213_R3_RESETVAL                               (0x00000000U)

/* CONFIG214_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R1_RESETVAL                               (0x00000000U)

/* CONFIG214_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R2_RESETVAL                               (0x00000000U)

/* CONFIG214_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG214_R3_RESETVAL                               (0x00000000U)

/* CONFIG215_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R1_RESETVAL                               (0x00000000U)

/* CONFIG215_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R2_RESETVAL                               (0x00000000U)

/* CONFIG215_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG215_R3_RESETVAL                               (0x00000000U)

/* CONFIG216_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R1_RESETVAL                               (0x00000000U)

/* CONFIG216_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R2_RESETVAL                               (0x00000000U)

/* CONFIG216_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG216_R3_RESETVAL                               (0x00000000U)

/* CONFIG217_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R1_RESETVAL                               (0x00000000U)

/* CONFIG217_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R2_RESETVAL                               (0x00000000U)

/* CONFIG217_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG217_R3_RESETVAL                               (0x00000000U)

/* CONFIG218_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R1_RESETVAL                               (0x00000000U)

/* CONFIG218_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R2_RESETVAL                               (0x00000000U)

/* CONFIG218_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG218_R3_RESETVAL                               (0x00000000U)

/* CONFIG219_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R1_RESETVAL                               (0x00000000U)

/* CONFIG219_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R2_RESETVAL                               (0x00000000U)

/* CONFIG219_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG219_R3_RESETVAL                               (0x00000000U)

/* CONFIG220_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R1_RESETVAL                               (0x00000000U)

/* CONFIG220_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R2_RESETVAL                               (0x00000000U)

/* CONFIG220_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG220_R3_RESETVAL                               (0x00000000U)

/* CONFIG221_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R1_RESETVAL                               (0x00000000U)

/* CONFIG221_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R2_RESETVAL                               (0x00000000U)

/* CONFIG221_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG221_R3_RESETVAL                               (0x00000000U)

/* CONFIG222_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R1_RESETVAL                               (0x00000000U)

/* CONFIG222_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R2_RESETVAL                               (0x00000000U)

/* CONFIG222_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG222_R3_RESETVAL                               (0x00000000U)

/* CONFIG223_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R1_RESETVAL                               (0x00000000U)

/* CONFIG223_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R2_RESETVAL                               (0x00000000U)

/* CONFIG223_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG223_R3_RESETVAL                               (0x00000000U)

/* CONFIG224_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R1_RESETVAL                               (0x00000000U)

/* CONFIG224_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R2_RESETVAL                               (0x00000000U)

/* CONFIG224_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG224_R3_RESETVAL                               (0x00000000U)

/* CONFIG225_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R1_RESETVAL                               (0x00000000U)

/* CONFIG225_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R2_RESETVAL                               (0x00000000U)

/* CONFIG225_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG225_R3_RESETVAL                               (0x00000000U)

/* CONFIG226_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R1_RESETVAL                               (0x00000000U)

/* CONFIG226_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R2_RESETVAL                               (0x00000000U)

/* CONFIG226_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG226_R3_RESETVAL                               (0x00000000U)

/* CONFIG227_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R1_RESETVAL                               (0x00000000U)

/* CONFIG227_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R2_RESETVAL                               (0x00000000U)

/* CONFIG227_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG227_R3_RESETVAL                               (0x00000000U)

/* CONFIG228_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R1_RESETVAL                               (0x00000000U)

/* CONFIG228_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R2_RESETVAL                               (0x00000000U)

/* CONFIG228_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG228_R3_RESETVAL                               (0x00000000U)

/* CONFIG229_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R1_RESETVAL                               (0x00000000U)

/* CONFIG229_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R2_RESETVAL                               (0x00000000U)

/* CONFIG229_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG229_R3_RESETVAL                               (0x00000000U)

/* CONFIG230_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R1_RESETVAL                               (0x00000000U)

/* CONFIG230_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R2_RESETVAL                               (0x00000000U)

/* CONFIG230_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG230_R3_RESETVAL                               (0x00000000U)

/* CONFIG231_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R1_RESETVAL                               (0x00000000U)

/* CONFIG231_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R2_RESETVAL                               (0x00000000U)

/* CONFIG231_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG231_R3_RESETVAL                               (0x00000000U)

/* CONFIG232_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R1_RESETVAL                               (0x00000000U)

/* CONFIG232_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R2_RESETVAL                               (0x00000000U)

/* CONFIG232_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG232_R3_RESETVAL                               (0x00000000U)

/* CONFIG233_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R1_RESETVAL                               (0x00000000U)

/* CONFIG233_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R2_RESETVAL                               (0x00000000U)

/* CONFIG233_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG233_R3_RESETVAL                               (0x00000000U)

/* CONFIG234_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R1_RESETVAL                               (0x00000000U)

/* CONFIG234_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R2_RESETVAL                               (0x00000000U)

/* CONFIG234_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG234_R3_RESETVAL                               (0x00000000U)

/* CONFIG235_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R1_RESETVAL                               (0x00000000U)

/* CONFIG235_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R2_RESETVAL                               (0x00000000U)

/* CONFIG235_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG235_R3_RESETVAL                               (0x00000000U)

/* CONFIG236_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R1_RESETVAL                               (0x00000000U)

/* CONFIG236_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R2_RESETVAL                               (0x00000000U)

/* CONFIG236_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG236_R3_RESETVAL                               (0x00000000U)

/* CONFIG237_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R1_RESETVAL                               (0x00000000U)

/* CONFIG237_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R2_RESETVAL                               (0x00000000U)

/* CONFIG237_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG237_R3_RESETVAL                               (0x00000000U)

/* CONFIG238_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R1_RESETVAL                               (0x00000000U)

/* CONFIG238_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R2_RESETVAL                               (0x00000000U)

/* CONFIG238_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG238_R3_RESETVAL                               (0x00000000U)

/* CONFIG239_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R1_RESETVAL                               (0x00000000U)

/* CONFIG239_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R2_RESETVAL                               (0x00000000U)

/* CONFIG239_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG239_R3_RESETVAL                               (0x00000000U)

/* CONFIG240_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R1_RESETVAL                               (0x00000000U)

/* CONFIG240_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R2_RESETVAL                               (0x00000000U)

/* CONFIG240_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG240_R3_RESETVAL                               (0x00000000U)

/* CONFIG241_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R1_RESETVAL                               (0x00000000U)

/* CONFIG241_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R2_RESETVAL                               (0x00000000U)

/* CONFIG241_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG241_R3_RESETVAL                               (0x00000000U)

/* CONFIG242_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R1_RESETVAL                               (0x00000000U)

/* CONFIG242_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R2_RESETVAL                               (0x00000000U)

/* CONFIG242_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG242_R3_RESETVAL                               (0x00000000U)

/* CONFIG243_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R1_RESETVAL                               (0x00000000U)

/* CONFIG243_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R2_RESETVAL                               (0x00000000U)

/* CONFIG243_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG243_R3_RESETVAL                               (0x00000000U)

/* CONFIG244_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R1_RESETVAL                               (0x00000000U)

/* CONFIG244_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R2_RESETVAL                               (0x00000000U)

/* CONFIG244_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG244_R3_RESETVAL                               (0x00000000U)

/* CONFIG245_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R1_RESETVAL                               (0x00000000U)

/* CONFIG245_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R2_RESETVAL                               (0x00000000U)

/* CONFIG245_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG245_R3_RESETVAL                               (0x00000000U)

/* CONFIG246_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R1_RESETVAL                               (0x00000000U)

/* CONFIG246_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R2_RESETVAL                               (0x00000000U)

/* CONFIG246_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG246_R3_RESETVAL                               (0x00000000U)

/* CONFIG247_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R1_RESETVAL                               (0x00000000U)

/* CONFIG247_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R2_RESETVAL                               (0x00000000U)

/* CONFIG247_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG247_R3_RESETVAL                               (0x00000000U)

/* CONFIG248_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R1_RESETVAL                               (0x00000000U)

/* CONFIG248_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R2_RESETVAL                               (0x00000000U)

/* CONFIG248_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG248_R3_RESETVAL                               (0x00000000U)

/* CONFIG249_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R1_RESETVAL                               (0x00000000U)

/* CONFIG249_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R2_RESETVAL                               (0x00000000U)

/* CONFIG249_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG249_R3_RESETVAL                               (0x00000000U)

/* CONFIG250_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R1_RESETVAL                               (0x00000000U)

/* CONFIG250_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R2_RESETVAL                               (0x00000000U)

/* CONFIG250_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG250_R3_RESETVAL                               (0x00000000U)

/* CONFIG251_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R1_RESETVAL                               (0x00000000U)

/* CONFIG251_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R2_RESETVAL                               (0x00000000U)

/* CONFIG251_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG251_R3_RESETVAL                               (0x00000000U)

/* CONFIG252_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R1_RESETVAL                               (0x00000000U)

/* CONFIG252_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R2_RESETVAL                               (0x00000000U)

/* CONFIG252_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG252_R3_RESETVAL                               (0x00000000U)

/* CONFIG253_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R1_RESETVAL                               (0x00000000U)

/* CONFIG253_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R2_RESETVAL                               (0x00000000U)

/* CONFIG253_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG253_R3_RESETVAL                               (0x00000000U)

/* CONFIG254_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R1_RESETVAL                               (0x00000000U)

/* CONFIG254_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R2_RESETVAL                               (0x00000000U)

/* CONFIG254_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG254_R3_RESETVAL                               (0x00000000U)

/* CONFIG255_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R1_RESETVAL                               (0x00000000U)

/* CONFIG255_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R2_RESETVAL                               (0x00000000U)

/* CONFIG255_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG255_R3_RESETVAL                               (0x00000000U)

/* CONFIG256_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R1_RESETVAL                               (0x00000000U)

/* CONFIG256_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R2_RESETVAL                               (0x00000000U)

/* CONFIG256_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG256_R3_RESETVAL                               (0x00000000U)

/* CONFIG257_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R1_RESETVAL                               (0x00000000U)

/* CONFIG257_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R2_RESETVAL                               (0x00000000U)

/* CONFIG257_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG257_R3_RESETVAL                               (0x00000000U)

/* CONFIG258_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R1_RESETVAL                               (0x00000000U)

/* CONFIG258_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R2_RESETVAL                               (0x00000000U)

/* CONFIG258_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG258_R3_RESETVAL                               (0x00000000U)

/* CONFIG259_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R1_RESETVAL                               (0x00000000U)

/* CONFIG259_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R2_RESETVAL                               (0x00000000U)

/* CONFIG259_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG259_R3_RESETVAL                               (0x00000000U)

/* CONFIG260_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R1_RESETVAL                               (0x00000000U)

/* CONFIG260_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R2_RESETVAL                               (0x00000000U)

/* CONFIG260_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG260_R3_RESETVAL                               (0x00000000U)

/* CONFIG261_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R1_RESETVAL                               (0x00000000U)

/* CONFIG261_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R2_RESETVAL                               (0x00000000U)

/* CONFIG261_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG261_R3_RESETVAL                               (0x00000000U)

/* CONFIG262_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R1_RESETVAL                               (0x00000000U)

/* CONFIG262_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R2_RESETVAL                               (0x00000000U)

/* CONFIG262_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG262_R3_RESETVAL                               (0x00000000U)

/* CONFIG263_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R1_RESETVAL                               (0x00000000U)

/* CONFIG263_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R2_RESETVAL                               (0x00000000U)

/* CONFIG263_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG263_R3_RESETVAL                               (0x00000000U)

/* CONFIG264_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R1_RESETVAL                               (0x00000000U)

/* CONFIG264_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R2_RESETVAL                               (0x00000000U)

/* CONFIG264_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG264_R3_RESETVAL                               (0x00000000U)

/* CONFIG265_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R1_RESETVAL                               (0x00000000U)

/* CONFIG265_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R2_RESETVAL                               (0x00000000U)

/* CONFIG265_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG265_R3_RESETVAL                               (0x00000000U)

/* CONFIG266_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R1_RESETVAL                               (0x00000000U)

/* CONFIG266_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R2_RESETVAL                               (0x00000000U)

/* CONFIG266_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG266_R3_RESETVAL                               (0x00000000U)

/* CONFIG267_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R1_RESETVAL                               (0x00000000U)

/* CONFIG267_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R2_RESETVAL                               (0x00000000U)

/* CONFIG267_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG267_R3_RESETVAL                               (0x00000000U)

/* CONFIG268_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R1_RESETVAL                               (0x00000000U)

/* CONFIG268_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R2_RESETVAL                               (0x00000000U)

/* CONFIG268_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG268_R3_RESETVAL                               (0x00000000U)

/* CONFIG269_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R1_RESETVAL                               (0x00000000U)

/* CONFIG269_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R2_RESETVAL                               (0x00000000U)

/* CONFIG269_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG269_R3_RESETVAL                               (0x00000000U)

/* CONFIG270_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R1_RESETVAL                               (0x00000000U)

/* CONFIG270_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R2_RESETVAL                               (0x00000000U)

/* CONFIG270_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG270_R3_RESETVAL                               (0x00000000U)

/* CONFIG271_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R1_RESETVAL                               (0x00000000U)

/* CONFIG271_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R2_RESETVAL                               (0x00000000U)

/* CONFIG271_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG271_R3_RESETVAL                               (0x00000000U)

/* CONFIG272_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R1_RESETVAL                               (0x00000000U)

/* CONFIG272_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R2_RESETVAL                               (0x00000000U)

/* CONFIG272_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG272_R3_RESETVAL                               (0x00000000U)

/* CONFIG273_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R1_RESETVAL                               (0x00000000U)

/* CONFIG273_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R2_RESETVAL                               (0x00000000U)

/* CONFIG273_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG273_R3_RESETVAL                               (0x00000000U)

/* CONFIG274_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R1_RESETVAL                               (0x00000000U)

/* CONFIG274_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R2_RESETVAL                               (0x00000000U)

/* CONFIG274_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG274_R3_RESETVAL                               (0x00000000U)

/* CONFIG275_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R1_RESETVAL                               (0x00000000U)

/* CONFIG275_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R2_RESETVAL                               (0x00000000U)

/* CONFIG275_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG275_R3_RESETVAL                               (0x00000000U)

/* CONFIG276_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R1_RESETVAL                               (0x00000000U)

/* CONFIG276_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R2_RESETVAL                               (0x00000000U)

/* CONFIG276_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG276_R3_RESETVAL                               (0x00000000U)

/* CONFIG277_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R1_RESETVAL                               (0x00000000U)

/* CONFIG277_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R2_RESETVAL                               (0x00000000U)

/* CONFIG277_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG277_R3_RESETVAL                               (0x00000000U)

/* CONFIG278_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R1_RESETVAL                               (0x00000000U)

/* CONFIG278_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R2_RESETVAL                               (0x00000000U)

/* CONFIG278_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG278_R3_RESETVAL                               (0x00000000U)

/* CONFIG279_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R1_RESETVAL                               (0x00000000U)

/* CONFIG279_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R2_RESETVAL                               (0x00000000U)

/* CONFIG279_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG279_R3_RESETVAL                               (0x00000000U)

/* CONFIG280_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R1_RESETVAL                               (0x00000000U)

/* CONFIG280_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R2_RESETVAL                               (0x00000000U)

/* CONFIG280_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG280_R3_RESETVAL                               (0x00000000U)

/* CONFIG281_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R1_RESETVAL                               (0x00000000U)

/* CONFIG281_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R2_RESETVAL                               (0x00000000U)

/* CONFIG281_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG281_R3_RESETVAL                               (0x00000000U)

/* CONFIG282_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R1_RESETVAL                               (0x00000000U)

/* CONFIG282_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R2_RESETVAL                               (0x00000000U)

/* CONFIG282_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG282_R3_RESETVAL                               (0x00000000U)

/* CONFIG283_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R1_RESETVAL                               (0x00000000U)

/* CONFIG283_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R2_RESETVAL                               (0x00000000U)

/* CONFIG283_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG283_R3_RESETVAL                               (0x00000000U)

/* CONFIG284_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R1_RESETVAL                               (0x00000000U)

/* CONFIG284_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R2_RESETVAL                               (0x00000000U)

/* CONFIG284_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG284_R3_RESETVAL                               (0x00000000U)

/* CONFIG285_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R1_RESETVAL                               (0x00000000U)

/* CONFIG285_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R2_RESETVAL                               (0x00000000U)

/* CONFIG285_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG285_R3_RESETVAL                               (0x00000000U)

/* CONFIG286_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R1_RESETVAL                               (0x00000000U)

/* CONFIG286_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R2_RESETVAL                               (0x00000000U)

/* CONFIG286_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG286_R3_RESETVAL                               (0x00000000U)

/* CONFIG287_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R1_RESETVAL                               (0x00000000U)

/* CONFIG287_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R2_RESETVAL                               (0x00000000U)

/* CONFIG287_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG287_R3_RESETVAL                               (0x00000000U)

/* CONFIG288_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R1_RESETVAL                               (0x00000000U)

/* CONFIG288_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R2_RESETVAL                               (0x00000000U)

/* CONFIG288_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG288_R3_RESETVAL                               (0x00000000U)

/* CONFIG289_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R1_RESETVAL                               (0x00000000U)

/* CONFIG289_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R2_RESETVAL                               (0x00000000U)

/* CONFIG289_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG289_R3_RESETVAL                               (0x00000000U)

/* CONFIG290_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R1_RESETVAL                               (0x00000000U)

/* CONFIG290_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R2_RESETVAL                               (0x00000000U)

/* CONFIG290_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG290_R3_RESETVAL                               (0x00000000U)

/* CONFIG291_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R1_RESETVAL                               (0x00000000U)

/* CONFIG291_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R2_RESETVAL                               (0x00000000U)

/* CONFIG291_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG291_R3_RESETVAL                               (0x00000000U)

/* CONFIG292_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R1_RESETVAL                               (0x00000000U)

/* CONFIG292_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R2_RESETVAL                               (0x00000000U)

/* CONFIG292_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG292_R3_RESETVAL                               (0x00000000U)

/* CONFIG293_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R1_RESETVAL                               (0x00000000U)

/* CONFIG293_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R2_RESETVAL                               (0x00000000U)

/* CONFIG293_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG293_R3_RESETVAL                               (0x00000000U)

/* CONFIG294_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R1_RESETVAL                               (0x00000000U)

/* CONFIG294_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R2_RESETVAL                               (0x00000000U)

/* CONFIG294_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG294_R3_RESETVAL                               (0x00000000U)

/* CONFIG295_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R1_RESETVAL                               (0x00000000U)

/* CONFIG295_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R2_RESETVAL                               (0x00000000U)

/* CONFIG295_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG295_R3_RESETVAL                               (0x00000000U)

/* CONFIG296_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R1_RESETVAL                               (0x00000000U)

/* CONFIG296_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R2_RESETVAL                               (0x00000000U)

/* CONFIG296_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG296_R3_RESETVAL                               (0x00000000U)

/* CONFIG297_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R1_RESETVAL                               (0x00000000U)

/* CONFIG297_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R2_RESETVAL                               (0x00000000U)

/* CONFIG297_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG297_R3_RESETVAL                               (0x00000000U)

/* CONFIG298_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R1_RESETVAL                               (0x00000000U)

/* CONFIG298_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R2_RESETVAL                               (0x00000000U)

/* CONFIG298_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG298_R3_RESETVAL                               (0x00000000U)

/* CONFIG299_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R1_RESETVAL                               (0x00000000U)

/* CONFIG299_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R2_RESETVAL                               (0x00000000U)

/* CONFIG299_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG299_R3_RESETVAL                               (0x00000000U)

/* CONFIG300_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R1_RESETVAL                               (0x00000000U)

/* CONFIG300_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R2_RESETVAL                               (0x00000000U)

/* CONFIG300_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG300_R3_RESETVAL                               (0x00000000U)

/* CONFIG301_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R1_RESETVAL                               (0x00000000U)

/* CONFIG301_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R2_RESETVAL                               (0x00000000U)

/* CONFIG301_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG301_R3_RESETVAL                               (0x00000000U)

/* CONFIG302_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R1_RESETVAL                               (0x00000000U)

/* CONFIG302_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R2_RESETVAL                               (0x00000000U)

/* CONFIG302_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG302_R3_RESETVAL                               (0x00000000U)

/* CONFIG303_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R1_RESETVAL                               (0x00000000U)

/* CONFIG303_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R2_RESETVAL                               (0x00000000U)

/* CONFIG303_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG303_R3_RESETVAL                               (0x00000000U)

/* CONFIG304_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R1_RESETVAL                               (0x00000000U)

/* CONFIG304_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R2_RESETVAL                               (0x00000000U)

/* CONFIG304_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG304_R3_RESETVAL                               (0x00000000U)

/* CONFIG305_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R1_RESETVAL                               (0x00000000U)

/* CONFIG305_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R2_RESETVAL                               (0x00000000U)

/* CONFIG305_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG305_R3_RESETVAL                               (0x00000000U)

/* CONFIG306_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R1_RESETVAL                               (0x00000000U)

/* CONFIG306_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R2_RESETVAL                               (0x00000000U)

/* CONFIG306_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG306_R3_RESETVAL                               (0x00000000U)

/* CONFIG307_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R1_RESETVAL                               (0x00000000U)

/* CONFIG307_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R2_RESETVAL                               (0x00000000U)

/* CONFIG307_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG307_R3_RESETVAL                               (0x00000000U)

/* CONFIG308_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R1_RESETVAL                               (0x00000000U)

/* CONFIG308_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R2_RESETVAL                               (0x00000000U)

/* CONFIG308_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG308_R3_RESETVAL                               (0x00000000U)

/* CONFIG309_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R1_RESETVAL                               (0x00000000U)

/* CONFIG309_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R2_RESETVAL                               (0x00000000U)

/* CONFIG309_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG309_R3_RESETVAL                               (0x00000000U)

/* CONFIG310_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R1_RESETVAL                               (0x00000000U)

/* CONFIG310_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R2_RESETVAL                               (0x00000000U)

/* CONFIG310_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG310_R3_RESETVAL                               (0x00000000U)

/* CONFIG311_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R1_RESETVAL                               (0x00000000U)

/* CONFIG311_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R2_RESETVAL                               (0x00000000U)

/* CONFIG311_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG311_R3_RESETVAL                               (0x00000000U)

/* CONFIG312_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R1_RESETVAL                               (0x00000000U)

/* CONFIG312_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R2_RESETVAL                               (0x00000000U)

/* CONFIG312_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG312_R3_RESETVAL                               (0x00000000U)

/* CONFIG313_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R1_RESETVAL                               (0x00000000U)

/* CONFIG313_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R2_RESETVAL                               (0x00000000U)

/* CONFIG313_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG313_R3_RESETVAL                               (0x00000000U)

/* CONFIG314_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R1_RESETVAL                               (0x00000000U)

/* CONFIG314_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R2_RESETVAL                               (0x00000000U)

/* CONFIG314_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG314_R3_RESETVAL                               (0x00000000U)

/* CONFIG315_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R1_RESETVAL                               (0x00000000U)

/* CONFIG315_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R2_RESETVAL                               (0x00000000U)

/* CONFIG315_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG315_R3_RESETVAL                               (0x00000000U)

/* CONFIG316_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R1_RESETVAL                               (0x00000000U)

/* CONFIG316_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R2_RESETVAL                               (0x00000000U)

/* CONFIG316_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG316_R3_RESETVAL                               (0x00000000U)

/* CONFIG317_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R1_RESETVAL                               (0x00000000U)

/* CONFIG317_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R2_RESETVAL                               (0x00000000U)

/* CONFIG317_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG317_R3_RESETVAL                               (0x00000000U)

/* CONFIG318_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R1_RESETVAL                               (0x00000000U)

/* CONFIG318_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R2_RESETVAL                               (0x00000000U)

/* CONFIG318_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG318_R3_RESETVAL                               (0x00000000U)

/* CONFIG319_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R1_RESETVAL                               (0x00000000U)

/* CONFIG319_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R2_RESETVAL                               (0x00000000U)

/* CONFIG319_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG319_R3_RESETVAL                               (0x00000000U)

/* CONFIG320_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R1_RESETVAL                               (0x00000000U)

/* CONFIG320_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R2_RESETVAL                               (0x00000000U)

/* CONFIG320_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG320_R3_RESETVAL                               (0x00000000U)

/* CONFIG321_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R1_RESETVAL                               (0x00000000U)

/* CONFIG321_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R2_RESETVAL                               (0x00000000U)

/* CONFIG321_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG321_R3_RESETVAL                               (0x00000000U)

/* CONFIG322_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R1_RESETVAL                               (0x00000000U)

/* CONFIG322_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R2_RESETVAL                               (0x00000000U)

/* CONFIG322_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG322_R3_RESETVAL                               (0x00000000U)

/* CONFIG323_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R1_RESETVAL                               (0x00000000U)

/* CONFIG323_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R2_RESETVAL                               (0x00000000U)

/* CONFIG323_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG323_R3_RESETVAL                               (0x00000000U)

/* CONFIG324_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R1_RESETVAL                               (0x00000000U)

/* CONFIG324_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R2_RESETVAL                               (0x00000000U)

/* CONFIG324_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG324_R3_RESETVAL                               (0x00000000U)

/* CONFIG325_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R1_RESETVAL                               (0x00000000U)

/* CONFIG325_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R2_RESETVAL                               (0x00000000U)

/* CONFIG325_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG325_R3_RESETVAL                               (0x00000000U)

/* CONFIG326_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R1_RESETVAL                               (0x00000000U)

/* CONFIG326_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R2_RESETVAL                               (0x00000000U)

/* CONFIG326_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG326_R3_RESETVAL                               (0x00000000U)

/* CONFIG327_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R1_RESETVAL                               (0x00000000U)

/* CONFIG327_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R2_RESETVAL                               (0x00000000U)

/* CONFIG327_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG327_R3_RESETVAL                               (0x00000000U)

/* CONFIG328_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R1_RESETVAL                               (0x00000000U)

/* CONFIG328_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R2_RESETVAL                               (0x00000000U)

/* CONFIG328_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG328_R3_RESETVAL                               (0x00000000U)

/* CONFIG329_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R1_RESETVAL                               (0x00000000U)

/* CONFIG329_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R2_RESETVAL                               (0x00000000U)

/* CONFIG329_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG329_R3_RESETVAL                               (0x00000000U)

/* CONFIG330_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R1_RESETVAL                               (0x00000000U)

/* CONFIG330_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R2_RESETVAL                               (0x00000000U)

/* CONFIG330_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG330_R3_RESETVAL                               (0x00000000U)

/* CONFIG331_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R1_RESETVAL                               (0x00000000U)

/* CONFIG331_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R2_RESETVAL                               (0x00000000U)

/* CONFIG331_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG331_R3_RESETVAL                               (0x00000000U)

/* CONFIG332_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R1_RESETVAL                               (0x00000000U)

/* CONFIG332_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R2_RESETVAL                               (0x00000000U)

/* CONFIG332_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG332_R3_RESETVAL                               (0x00000000U)

/* CONFIG333_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R1_RESETVAL                               (0x00000000U)

/* CONFIG333_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R2_RESETVAL                               (0x00000000U)

/* CONFIG333_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG333_R3_RESETVAL                               (0x00000000U)

/* CONFIG334_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R1_RESETVAL                               (0x00000000U)

/* CONFIG334_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R2_RESETVAL                               (0x00000000U)

/* CONFIG334_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG334_R3_RESETVAL                               (0x00000000U)

/* CONFIG335_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R1_RESETVAL                               (0x00000000U)

/* CONFIG335_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R2_RESETVAL                               (0x00000000U)

/* CONFIG335_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG335_R3_RESETVAL                               (0x00000000U)

/* CONFIG336_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R1_RESETVAL                               (0x00000000U)

/* CONFIG336_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R2_RESETVAL                               (0x00000000U)

/* CONFIG336_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG336_R3_RESETVAL                               (0x00000000U)

/* CONFIG337_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R1_RESETVAL                               (0x00000000U)

/* CONFIG337_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R2_RESETVAL                               (0x00000000U)

/* CONFIG337_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG337_R3_RESETVAL                               (0x00000000U)

/* CONFIG338_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R1_RESETVAL                               (0x00000000U)

/* CONFIG338_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R2_RESETVAL                               (0x00000000U)

/* CONFIG338_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG338_R3_RESETVAL                               (0x00000000U)

/* CONFIG339_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R1_RESETVAL                               (0x00000000U)

/* CONFIG339_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R2_RESETVAL                               (0x00000000U)

/* CONFIG339_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG339_R3_RESETVAL                               (0x00000000U)

/* CONFIG340_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R1_RESETVAL                               (0x00000000U)

/* CONFIG340_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R2_RESETVAL                               (0x00000000U)

/* CONFIG340_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG340_R3_RESETVAL                               (0x00000000U)

/* CONFIG341_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R1_RESETVAL                               (0x00000000U)

/* CONFIG341_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R2_RESETVAL                               (0x00000000U)

/* CONFIG341_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG341_R3_RESETVAL                               (0x00000000U)

/* CONFIG342_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R1_RESETVAL                               (0x00000000U)

/* CONFIG342_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R2_RESETVAL                               (0x00000000U)

/* CONFIG342_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG342_R3_RESETVAL                               (0x00000000U)

/* CONFIG343_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R1_RESETVAL                               (0x00000000U)

/* CONFIG343_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R2_RESETVAL                               (0x00000000U)

/* CONFIG343_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG343_R3_RESETVAL                               (0x00000000U)

/* CONFIG344_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R1_RESETVAL                               (0x00000000U)

/* CONFIG344_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R2_RESETVAL                               (0x00000000U)

/* CONFIG344_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG344_R3_RESETVAL                               (0x00000000U)

/* CONFIG345_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R1_RESETVAL                               (0x00000000U)

/* CONFIG345_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R2_RESETVAL                               (0x00000000U)

/* CONFIG345_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG345_R3_RESETVAL                               (0x00000000U)

/* CONFIG346_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R1_RESETVAL                               (0x00000000U)

/* CONFIG346_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R2_RESETVAL                               (0x00000000U)

/* CONFIG346_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG346_R3_RESETVAL                               (0x00000000U)

/* CONFIG347_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R1_RESETVAL                               (0x00000000U)

/* CONFIG347_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R2_RESETVAL                               (0x00000000U)

/* CONFIG347_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG347_R3_RESETVAL                               (0x00000000U)

/* CONFIG348_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R1_RESETVAL                               (0x00000000U)

/* CONFIG348_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R2_RESETVAL                               (0x00000000U)

/* CONFIG348_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG348_R3_RESETVAL                               (0x00000000U)

/* CONFIG349_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R1_RESETVAL                               (0x00000000U)

/* CONFIG349_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R2_RESETVAL                               (0x00000000U)

/* CONFIG349_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG349_R3_RESETVAL                               (0x00000000U)

/* CONFIG350_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R1_RESETVAL                               (0x00000000U)

/* CONFIG350_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R2_RESETVAL                               (0x00000000U)

/* CONFIG350_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG350_R3_RESETVAL                               (0x00000000U)

/* CONFIG351_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R1_RESETVAL                               (0x00000000U)

/* CONFIG351_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R2_RESETVAL                               (0x00000000U)

/* CONFIG351_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG351_R3_RESETVAL                               (0x00000000U)

/* CONFIG352_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R1_RESETVAL                               (0x00000000U)

/* CONFIG352_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R2_RESETVAL                               (0x00000000U)

/* CONFIG352_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG352_R3_RESETVAL                               (0x00000000U)

/* CONFIG353_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R1_RESETVAL                               (0x00000000U)

/* CONFIG353_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R2_RESETVAL                               (0x00000000U)

/* CONFIG353_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG353_R3_RESETVAL                               (0x00000000U)

/* CONFIG354_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R1_RESETVAL                               (0x00000000U)

/* CONFIG354_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R2_RESETVAL                               (0x00000000U)

/* CONFIG354_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG354_R3_RESETVAL                               (0x00000000U)

/* CONFIG355_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R1_RESETVAL                               (0x00000000U)

/* CONFIG355_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R2_RESETVAL                               (0x00000000U)

/* CONFIG355_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG355_R3_RESETVAL                               (0x00000000U)

/* CONFIG356_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R1_RESETVAL                               (0x00000000U)

/* CONFIG356_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R2_RESETVAL                               (0x00000000U)

/* CONFIG356_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG356_R3_RESETVAL                               (0x00000000U)

/* CONFIG357_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R1_RESETVAL                               (0x00000000U)

/* CONFIG357_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R2_RESETVAL                               (0x00000000U)

/* CONFIG357_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG357_R3_RESETVAL                               (0x00000000U)

/* CONFIG358_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R1_RESETVAL                               (0x00000000U)

/* CONFIG358_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R2_RESETVAL                               (0x00000000U)

/* CONFIG358_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG358_R3_RESETVAL                               (0x00000000U)

/* CONFIG359_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R1_RESETVAL                               (0x00000000U)

/* CONFIG359_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R2_RESETVAL                               (0x00000000U)

/* CONFIG359_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG359_R3_RESETVAL                               (0x00000000U)

/* CONFIG360_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R1_RESETVAL                               (0x00000000U)

/* CONFIG360_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R2_RESETVAL                               (0x00000000U)

/* CONFIG360_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG360_R3_RESETVAL                               (0x00000000U)

/* CONFIG361_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R1_RESETVAL                               (0x00000000U)

/* CONFIG361_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R2_RESETVAL                               (0x00000000U)

/* CONFIG361_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG361_R3_RESETVAL                               (0x00000000U)

/* CONFIG362_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R1_RESETVAL                               (0x00000000U)

/* CONFIG362_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R2_RESETVAL                               (0x00000000U)

/* CONFIG362_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG362_R3_RESETVAL                               (0x00000000U)

/* CONFIG363_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R1_RESETVAL                               (0x00000000U)

/* CONFIG363_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R2_RESETVAL                               (0x00000000U)

/* CONFIG363_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG363_R3_RESETVAL                               (0x00000000U)

/* CONFIG364_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R1_RESETVAL                               (0x00000000U)

/* CONFIG364_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R2_RESETVAL                               (0x00000000U)

/* CONFIG364_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG364_R3_RESETVAL                               (0x00000000U)

/* CONFIG365_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R1_RESETVAL                               (0x00000000U)

/* CONFIG365_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R2_RESETVAL                               (0x00000000U)

/* CONFIG365_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG365_R3_RESETVAL                               (0x00000000U)

/* CONFIG366_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R1_RESETVAL                               (0x00000000U)

/* CONFIG366_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R2_RESETVAL                               (0x00000000U)

/* CONFIG366_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG366_R3_RESETVAL                               (0x00000000U)

/* CONFIG367_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R1_RESETVAL                               (0x00000000U)

/* CONFIG367_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R2_RESETVAL                               (0x00000000U)

/* CONFIG367_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG367_R3_RESETVAL                               (0x00000000U)

/* CONFIG368_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R1_RESETVAL                               (0x00000000U)

/* CONFIG368_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R2_RESETVAL                               (0x00000000U)

/* CONFIG368_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG368_R3_RESETVAL                               (0x00000000U)

/* CONFIG369_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R1_RESETVAL                               (0x00000000U)

/* CONFIG369_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R2_RESETVAL                               (0x00000000U)

/* CONFIG369_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG369_R3_RESETVAL                               (0x00000000U)

/* CONFIG370_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R1_RESETVAL                               (0x00000000U)

/* CONFIG370_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R2_RESETVAL                               (0x00000000U)

/* CONFIG370_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG370_R3_RESETVAL                               (0x00000000U)

/* CONFIG371_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R1_RESETVAL                               (0x00000000U)

/* CONFIG371_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R2_RESETVAL                               (0x00000000U)

/* CONFIG371_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG371_R3_RESETVAL                               (0x00000000U)

/* CONFIG372_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R1_RESETVAL                               (0x00000000U)

/* CONFIG372_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R2_RESETVAL                               (0x00000000U)

/* CONFIG372_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG372_R3_RESETVAL                               (0x00000000U)

/* CONFIG373_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R1_RESETVAL                               (0x00000000U)

/* CONFIG373_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R2_RESETVAL                               (0x00000000U)

/* CONFIG373_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG373_R3_RESETVAL                               (0x00000000U)

/* CONFIG374_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R1_RESETVAL                               (0x00000000U)

/* CONFIG374_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R2_RESETVAL                               (0x00000000U)

/* CONFIG374_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG374_R3_RESETVAL                               (0x00000000U)

/* CONFIG375_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R1_RESETVAL                               (0x00000000U)

/* CONFIG375_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R2_RESETVAL                               (0x00000000U)

/* CONFIG375_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG375_R3_RESETVAL                               (0x00000000U)

/* CONFIG376_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R1_RESETVAL                               (0x00000000U)

/* CONFIG376_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R2_RESETVAL                               (0x00000000U)

/* CONFIG376_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG376_R3_RESETVAL                               (0x00000000U)

/* CONFIG377_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R1_RESETVAL                               (0x00000000U)

/* CONFIG377_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R2_RESETVAL                               (0x00000000U)

/* CONFIG377_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG377_R3_RESETVAL                               (0x00000000U)

/* CONFIG378_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R1_RESETVAL                               (0x00000000U)

/* CONFIG378_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R2_RESETVAL                               (0x00000000U)

/* CONFIG378_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG378_R3_RESETVAL                               (0x00000000U)

/* CONFIG379_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R1_RESETVAL                               (0x00000000U)

/* CONFIG379_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R2_RESETVAL                               (0x00000000U)

/* CONFIG379_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG379_R3_RESETVAL                               (0x00000000U)

/* CONFIG380_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R1_RESETVAL                               (0x00000000U)

/* CONFIG380_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R2_RESETVAL                               (0x00000000U)

/* CONFIG380_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG380_R3_RESETVAL                               (0x00000000U)

/* CONFIG381_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R1_RESETVAL                               (0x00000000U)

/* CONFIG381_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R2_RESETVAL                               (0x00000000U)

/* CONFIG381_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG381_R3_RESETVAL                               (0x00000000U)

/* CONFIG382_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R1_RESETVAL                               (0x00000000U)

/* CONFIG382_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R2_RESETVAL                               (0x00000000U)

/* CONFIG382_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG382_R3_RESETVAL                               (0x00000000U)

/* CONFIG383_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R1_RESETVAL                               (0x00000000U)

/* CONFIG383_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R2_RESETVAL                               (0x00000000U)

/* CONFIG383_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG383_R3_RESETVAL                               (0x00000000U)

/* CONFIG384_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R1_RESETVAL                               (0x00000000U)

/* CONFIG384_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R2_RESETVAL                               (0x00000000U)

/* CONFIG384_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG384_R3_RESETVAL                               (0x00000000U)

/* CONFIG385_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R1_RESETVAL                               (0x00000000U)

/* CONFIG385_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R2_RESETVAL                               (0x00000000U)

/* CONFIG385_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG385_R3_RESETVAL                               (0x00000000U)

/* CONFIG386_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R1_RESETVAL                               (0x00000000U)

/* CONFIG386_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R2_RESETVAL                               (0x00000000U)

/* CONFIG386_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG386_R3_RESETVAL                               (0x00000000U)

/* CONFIG387_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R1_RESETVAL                               (0x00000000U)

/* CONFIG387_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R2_RESETVAL                               (0x00000000U)

/* CONFIG387_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG387_R3_RESETVAL                               (0x00000000U)

/* CONFIG388_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R1_RESETVAL                               (0x00000000U)

/* CONFIG388_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R2_RESETVAL                               (0x00000000U)

/* CONFIG388_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG388_R3_RESETVAL                               (0x00000000U)

/* CONFIG389_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R1_RESETVAL                               (0x00000000U)

/* CONFIG389_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R2_RESETVAL                               (0x00000000U)

/* CONFIG389_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG389_R3_RESETVAL                               (0x00000000U)

/* CONFIG390_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R1_RESETVAL                               (0x00000000U)

/* CONFIG390_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R2_RESETVAL                               (0x00000000U)

/* CONFIG390_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG390_R3_RESETVAL                               (0x00000000U)

/* CONFIG391_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R1_RESETVAL                               (0x00000000U)

/* CONFIG391_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R2_RESETVAL                               (0x00000000U)

/* CONFIG391_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG391_R3_RESETVAL                               (0x00000000U)

/* CONFIG392_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R1_RESETVAL                               (0x00000000U)

/* CONFIG392_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R2_RESETVAL                               (0x00000000U)

/* CONFIG392_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG392_R3_RESETVAL                               (0x00000000U)

/* CONFIG393_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R1_RESETVAL                               (0x00000000U)

/* CONFIG393_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R2_RESETVAL                               (0x00000000U)

/* CONFIG393_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG393_R3_RESETVAL                               (0x00000000U)

/* CONFIG394_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R1_RESETVAL                               (0x00000000U)

/* CONFIG394_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R2_RESETVAL                               (0x00000000U)

/* CONFIG394_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG394_R3_RESETVAL                               (0x00000000U)

/* CONFIG395_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R1_RESETVAL                               (0x00000000U)

/* CONFIG395_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R2_RESETVAL                               (0x00000000U)

/* CONFIG395_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG395_R3_RESETVAL                               (0x00000000U)

/* CONFIG396_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R1_RESETVAL                               (0x00000000U)

/* CONFIG396_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R2_RESETVAL                               (0x00000000U)

/* CONFIG396_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG396_R3_RESETVAL                               (0x00000000U)

/* CONFIG397_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R1_RESETVAL                               (0x00000000U)

/* CONFIG397_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R2_RESETVAL                               (0x00000000U)

/* CONFIG397_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG397_R3_RESETVAL                               (0x00000000U)

/* CONFIG398_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R1_RESETVAL                               (0x00000000U)

/* CONFIG398_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R2_RESETVAL                               (0x00000000U)

/* CONFIG398_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG398_R3_RESETVAL                               (0x00000000U)

/* CONFIG399_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R1_RESETVAL                               (0x00000000U)

/* CONFIG399_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R2_RESETVAL                               (0x00000000U)

/* CONFIG399_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG399_R3_RESETVAL                               (0x00000000U)

/* CONFIG400_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R1_RESETVAL                               (0x00000000U)

/* CONFIG400_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R2_RESETVAL                               (0x00000000U)

/* CONFIG400_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG400_R3_RESETVAL                               (0x00000000U)

/* CONFIG401_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R1_RESETVAL                               (0x00000000U)

/* CONFIG401_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R2_RESETVAL                               (0x00000000U)

/* CONFIG401_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG401_R3_RESETVAL                               (0x00000000U)

/* CONFIG402_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R1_RESETVAL                               (0x00000000U)

/* CONFIG402_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R2_RESETVAL                               (0x00000000U)

/* CONFIG402_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG402_R3_RESETVAL                               (0x00000000U)

/* CONFIG403_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R1_RESETVAL                               (0x00000000U)

/* CONFIG403_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R2_RESETVAL                               (0x00000000U)

/* CONFIG403_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG403_R3_RESETVAL                               (0x00000000U)

/* CONFIG404_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R1_RESETVAL                               (0x00000000U)

/* CONFIG404_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R2_RESETVAL                               (0x00000000U)

/* CONFIG404_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG404_R3_RESETVAL                               (0x00000000U)

/* CONFIG405_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R1_RESETVAL                               (0x00000000U)

/* CONFIG405_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R2_RESETVAL                               (0x00000000U)

/* CONFIG405_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG405_R3_RESETVAL                               (0x00000000U)

/* CONFIG406_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R1_RESETVAL                               (0x00000000U)

/* CONFIG406_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R2_RESETVAL                               (0x00000000U)

/* CONFIG406_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG406_R3_RESETVAL                               (0x00000000U)

/* CONFIG407_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R1_RESETVAL                               (0x00000000U)

/* CONFIG407_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R2_RESETVAL                               (0x00000000U)

/* CONFIG407_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG407_R3_RESETVAL                               (0x00000000U)

/* CONFIG408_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R1_RESETVAL                               (0x00000000U)

/* CONFIG408_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R2_RESETVAL                               (0x00000000U)

/* CONFIG408_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG408_R3_RESETVAL                               (0x00000000U)

/* CONFIG409_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R1_RESETVAL                               (0x00000000U)

/* CONFIG409_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R2_RESETVAL                               (0x00000000U)

/* CONFIG409_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG409_R3_RESETVAL                               (0x00000000U)

/* CONFIG410_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R1_RESETVAL                               (0x00000000U)

/* CONFIG410_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R2_RESETVAL                               (0x00000000U)

/* CONFIG410_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG410_R3_RESETVAL                               (0x00000000U)

/* CONFIG411_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R1_RESETVAL                               (0x00000000U)

/* CONFIG411_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R2_RESETVAL                               (0x00000000U)

/* CONFIG411_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG411_R3_RESETVAL                               (0x00000000U)

/* CONFIG412_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R1_RESETVAL                               (0x00000000U)

/* CONFIG412_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R2_RESETVAL                               (0x00000000U)

/* CONFIG412_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG412_R3_RESETVAL                               (0x00000000U)

/* CONFIG413_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R1_RESETVAL                               (0x00000000U)

/* CONFIG413_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R2_RESETVAL                               (0x00000000U)

/* CONFIG413_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG413_R3_RESETVAL                               (0x00000000U)

/* CONFIG414_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R1_RESETVAL                               (0x00000000U)

/* CONFIG414_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R2_RESETVAL                               (0x00000000U)

/* CONFIG414_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG414_R3_RESETVAL                               (0x00000000U)

/* CONFIG415_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R1_RESETVAL                               (0x00000000U)

/* CONFIG415_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R2_RESETVAL                               (0x00000000U)

/* CONFIG415_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG415_R3_RESETVAL                               (0x00000000U)

/* CONFIG416_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R1_RESETVAL                               (0x00000000U)

/* CONFIG416_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R2_RESETVAL                               (0x00000000U)

/* CONFIG416_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG416_R3_RESETVAL                               (0x00000000U)

/* CONFIG417_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R1_RESETVAL                               (0x00000000U)

/* CONFIG417_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R2_RESETVAL                               (0x00000000U)

/* CONFIG417_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG417_R3_RESETVAL                               (0x00000000U)

/* CONFIG418_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R1_RESETVAL                               (0x00000000U)

/* CONFIG418_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R2_RESETVAL                               (0x00000000U)

/* CONFIG418_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG418_R3_RESETVAL                               (0x00000000U)

/* CONFIG419_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R1_RESETVAL                               (0x00000000U)

/* CONFIG419_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R2_RESETVAL                               (0x00000000U)

/* CONFIG419_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG419_R3_RESETVAL                               (0x00000000U)

/* CONFIG420_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R1_RESETVAL                               (0x00000000U)

/* CONFIG420_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R2_RESETVAL                               (0x00000000U)

/* CONFIG420_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG420_R3_RESETVAL                               (0x00000000U)

/* CONFIG421_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R1_RESETVAL                               (0x00000000U)

/* CONFIG421_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R2_RESETVAL                               (0x00000000U)

/* CONFIG421_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG421_R3_RESETVAL                               (0x00000000U)

/* CONFIG422_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R1_RESETVAL                               (0x00000000U)

/* CONFIG422_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R2_RESETVAL                               (0x00000000U)

/* CONFIG422_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG422_R3_RESETVAL                               (0x00000000U)

/* CONFIG423_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R1_RESETVAL                               (0x00000000U)

/* CONFIG423_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R2_RESETVAL                               (0x00000000U)

/* CONFIG423_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG423_R3_RESETVAL                               (0x00000000U)

/* CONFIG424_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R1_RESETVAL                               (0x00000000U)

/* CONFIG424_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R2_RESETVAL                               (0x00000000U)

/* CONFIG424_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG424_R3_RESETVAL                               (0x00000000U)

/* CONFIG425_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R1_RESETVAL                               (0x00000000U)

/* CONFIG425_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R2_RESETVAL                               (0x00000000U)

/* CONFIG425_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG425_R3_RESETVAL                               (0x00000000U)

/* CONFIG426_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R1_RESETVAL                               (0x00000000U)

/* CONFIG426_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R2_RESETVAL                               (0x00000000U)

/* CONFIG426_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG426_R3_RESETVAL                               (0x00000000U)

/* CONFIG427_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R1_RESETVAL                               (0x00000000U)

/* CONFIG427_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R2_RESETVAL                               (0x00000000U)

/* CONFIG427_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG427_R3_RESETVAL                               (0x00000000U)

/* CONFIG428_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R1_RESETVAL                               (0x00000000U)

/* CONFIG428_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R2_RESETVAL                               (0x00000000U)

/* CONFIG428_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG428_R3_RESETVAL                               (0x00000000U)

/* CONFIG429_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R1_RESETVAL                               (0x00000000U)

/* CONFIG429_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R2_RESETVAL                               (0x00000000U)

/* CONFIG429_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG429_R3_RESETVAL                               (0x00000000U)

/* CONFIG430_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R1_RESETVAL                               (0x00000000U)

/* CONFIG430_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R2_RESETVAL                               (0x00000000U)

/* CONFIG430_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG430_R3_RESETVAL                               (0x00000000U)

/* CONFIG431_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R1_RESETVAL                               (0x00000000U)

/* CONFIG431_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R2_RESETVAL                               (0x00000000U)

/* CONFIG431_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG431_R3_RESETVAL                               (0x00000000U)

/* CONFIG432_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R1_RESETVAL                               (0x00000000U)

/* CONFIG432_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R2_RESETVAL                               (0x00000000U)

/* CONFIG432_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG432_R3_RESETVAL                               (0x00000000U)

/* CONFIG433_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R1_RESETVAL                               (0x00000000U)

/* CONFIG433_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R2_RESETVAL                               (0x00000000U)

/* CONFIG433_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG433_R3_RESETVAL                               (0x00000000U)

/* CONFIG434_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R1_RESETVAL                               (0x00000000U)

/* CONFIG434_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R2_RESETVAL                               (0x00000000U)

/* CONFIG434_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG434_R3_RESETVAL                               (0x00000000U)

/* CONFIG435_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R1_RESETVAL                               (0x00000000U)

/* CONFIG435_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R2_RESETVAL                               (0x00000000U)

/* CONFIG435_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG435_R3_RESETVAL                               (0x00000000U)

/* CONFIG436_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R1_RESETVAL                               (0x00000000U)

/* CONFIG436_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R2_RESETVAL                               (0x00000000U)

/* CONFIG436_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG436_R3_RESETVAL                               (0x00000000U)

/* CONFIG437_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R1_RESETVAL                               (0x00000000U)

/* CONFIG437_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R2_RESETVAL                               (0x00000000U)

/* CONFIG437_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG437_R3_RESETVAL                               (0x00000000U)

/* CONFIG438_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R1_RESETVAL                               (0x00000000U)

/* CONFIG438_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R2_RESETVAL                               (0x00000000U)

/* CONFIG438_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG438_R3_RESETVAL                               (0x00000000U)

/* CONFIG439_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R1_RESETVAL                               (0x00000000U)

/* CONFIG439_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R2_RESETVAL                               (0x00000000U)

/* CONFIG439_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG439_R3_RESETVAL                               (0x00000000U)

/* CONFIG440_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R1_RESETVAL                               (0x00000000U)

/* CONFIG440_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R2_RESETVAL                               (0x00000000U)

/* CONFIG440_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG440_R3_RESETVAL                               (0x00000000U)

/* CONFIG441_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R1_RESETVAL                               (0x00000000U)

/* CONFIG441_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R2_RESETVAL                               (0x00000000U)

/* CONFIG441_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG441_R3_RESETVAL                               (0x00000000U)

/* CONFIG442_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R1_RESETVAL                               (0x00000000U)

/* CONFIG442_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R2_RESETVAL                               (0x00000000U)

/* CONFIG442_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG442_R3_RESETVAL                               (0x00000000U)

/* CONFIG443_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R1_RESETVAL                               (0x00000000U)

/* CONFIG443_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R2_RESETVAL                               (0x00000000U)

/* CONFIG443_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG443_R3_RESETVAL                               (0x00000000U)

/* CONFIG444_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R1_RESETVAL                               (0x00000000U)

/* CONFIG444_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R2_RESETVAL                               (0x00000000U)

/* CONFIG444_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG444_R3_RESETVAL                               (0x00000000U)

/* CONFIG445_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R1_RESETVAL                               (0x00000000U)

/* CONFIG445_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R2_RESETVAL                               (0x00000000U)

/* CONFIG445_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG445_R3_RESETVAL                               (0x00000000U)

/* CONFIG446_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R1_RESETVAL                               (0x00000000U)

/* CONFIG446_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R2_RESETVAL                               (0x00000000U)

/* CONFIG446_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG446_R3_RESETVAL                               (0x00000000U)

/* CONFIG447_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R1_RESETVAL                               (0x00000000U)

/* CONFIG447_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R2_RESETVAL                               (0x00000000U)

/* CONFIG447_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG447_R3_RESETVAL                               (0x00000000U)

/* CONFIG448_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R1_RESETVAL                               (0x00000000U)

/* CONFIG448_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R2_RESETVAL                               (0x00000000U)

/* CONFIG448_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG448_R3_RESETVAL                               (0x00000000U)

/* CONFIG449_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R1_RESETVAL                               (0x00000000U)

/* CONFIG449_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R2_RESETVAL                               (0x00000000U)

/* CONFIG449_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG449_R3_RESETVAL                               (0x00000000U)

/* CONFIG450_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R1_RESETVAL                               (0x00000000U)

/* CONFIG450_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R2_RESETVAL                               (0x00000000U)

/* CONFIG450_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG450_R3_RESETVAL                               (0x00000000U)

/* CONFIG451_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R1_RESETVAL                               (0x00000000U)

/* CONFIG451_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R2_RESETVAL                               (0x00000000U)

/* CONFIG451_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG451_R3_RESETVAL                               (0x00000000U)

/* CONFIG452_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R1_RESETVAL                               (0x00000000U)

/* CONFIG452_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R2_RESETVAL                               (0x00000000U)

/* CONFIG452_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG452_R3_RESETVAL                               (0x00000000U)

/* CONFIG453_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R1_RESETVAL                               (0x00000000U)

/* CONFIG453_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R2_RESETVAL                               (0x00000000U)

/* CONFIG453_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG453_R3_RESETVAL                               (0x00000000U)

/* CONFIG454_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R1_RESETVAL                               (0x00000000U)

/* CONFIG454_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R2_RESETVAL                               (0x00000000U)

/* CONFIG454_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG454_R3_RESETVAL                               (0x00000000U)

/* CONFIG455_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R1_RESETVAL                               (0x00000000U)

/* CONFIG455_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R2_RESETVAL                               (0x00000000U)

/* CONFIG455_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG455_R3_RESETVAL                               (0x00000000U)

/* CONFIG456_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R1_RESETVAL                               (0x00000000U)

/* CONFIG456_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R2_RESETVAL                               (0x00000000U)

/* CONFIG456_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG456_R3_RESETVAL                               (0x00000000U)

/* CONFIG457_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R1_RESETVAL                               (0x00000000U)

/* CONFIG457_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R2_RESETVAL                               (0x00000000U)

/* CONFIG457_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG457_R3_RESETVAL                               (0x00000000U)

/* CONFIG458_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R1_RESETVAL                               (0x00000000U)

/* CONFIG458_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R2_RESETVAL                               (0x00000000U)

/* CONFIG458_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG458_R3_RESETVAL                               (0x00000000U)

/* CONFIG459_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R1_RESETVAL                               (0x00000000U)

/* CONFIG459_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R2_RESETVAL                               (0x00000000U)

/* CONFIG459_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG459_R3_RESETVAL                               (0x00000000U)

/* CONFIG460_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R1_RESETVAL                               (0x00000000U)

/* CONFIG460_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R2_RESETVAL                               (0x00000000U)

/* CONFIG460_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG460_R3_RESETVAL                               (0x00000000U)

/* CONFIG461_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R1_RESETVAL                               (0x00000000U)

/* CONFIG461_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R2_RESETVAL                               (0x00000000U)

/* CONFIG461_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG461_R3_RESETVAL                               (0x00000000U)

/* CONFIG462_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R1_RESETVAL                               (0x00000000U)

/* CONFIG462_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R2_RESETVAL                               (0x00000000U)

/* CONFIG462_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG462_R3_RESETVAL                               (0x00000000U)

/* CONFIG463_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R1_RESETVAL                               (0x00000000U)

/* CONFIG463_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R2_RESETVAL                               (0x00000000U)

/* CONFIG463_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG463_R3_RESETVAL                               (0x00000000U)

/* CONFIG464_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R1_RESETVAL                               (0x00000000U)

/* CONFIG464_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R2_RESETVAL                               (0x00000000U)

/* CONFIG464_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG464_R3_RESETVAL                               (0x00000000U)

/* CONFIG465_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R1_RESETVAL                               (0x00000000U)

/* CONFIG465_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R2_RESETVAL                               (0x00000000U)

/* CONFIG465_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG465_R3_RESETVAL                               (0x00000000U)

/* CONFIG466_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R1_RESETVAL                               (0x00000000U)

/* CONFIG466_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R2_RESETVAL                               (0x00000000U)

/* CONFIG466_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG466_R3_RESETVAL                               (0x00000000U)

/* CONFIG467_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R1_RESETVAL                               (0x00000000U)

/* CONFIG467_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R2_RESETVAL                               (0x00000000U)

/* CONFIG467_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG467_R3_RESETVAL                               (0x00000000U)

/* CONFIG468_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R1_RESETVAL                               (0x00000000U)

/* CONFIG468_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R2_RESETVAL                               (0x00000000U)

/* CONFIG468_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG468_R3_RESETVAL                               (0x00000000U)

/* CONFIG469_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R1_RESETVAL                               (0x00000000U)

/* CONFIG469_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R2_RESETVAL                               (0x00000000U)

/* CONFIG469_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG469_R3_RESETVAL                               (0x00000000U)

/* CONFIG470_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R1_RESETVAL                               (0x00000000U)

/* CONFIG470_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R2_RESETVAL                               (0x00000000U)

/* CONFIG470_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG470_R3_RESETVAL                               (0x00000000U)

/* CONFIG471_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R1_RESETVAL                               (0x00000000U)

/* CONFIG471_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R2_RESETVAL                               (0x00000000U)

/* CONFIG471_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG471_R3_RESETVAL                               (0x00000000U)

/* CONFIG472_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R1_RESETVAL                               (0x00000000U)

/* CONFIG472_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R2_RESETVAL                               (0x00000000U)

/* CONFIG472_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG472_R3_RESETVAL                               (0x00000000U)

/* CONFIG473_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R1_RESETVAL                               (0x00000000U)

/* CONFIG473_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R2_RESETVAL                               (0x00000000U)

/* CONFIG473_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG473_R3_RESETVAL                               (0x00000000U)

/* CONFIG474_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R1_RESETVAL                               (0x00000000U)

/* CONFIG474_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R2_RESETVAL                               (0x00000000U)

/* CONFIG474_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG474_R3_RESETVAL                               (0x00000000U)

/* CONFIG475_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R1_RESETVAL                               (0x00000000U)

/* CONFIG475_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R2_RESETVAL                               (0x00000000U)

/* CONFIG475_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG475_R3_RESETVAL                               (0x00000000U)

/* CONFIG476_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R1_RESETVAL                               (0x00000000U)

/* CONFIG476_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R2_RESETVAL                               (0x00000000U)

/* CONFIG476_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG476_R3_RESETVAL                               (0x00000000U)

/* CONFIG477_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R1_RESETVAL                               (0x00000000U)

/* CONFIG477_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R2_RESETVAL                               (0x00000000U)

/* CONFIG477_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG477_R3_RESETVAL                               (0x00000000U)

/* CONFIG478_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R1_RESETVAL                               (0x00000000U)

/* CONFIG478_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R2_RESETVAL                               (0x00000000U)

/* CONFIG478_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG478_R3_RESETVAL                               (0x00000000U)

/* CONFIG479_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R1_RESETVAL                               (0x00000000U)

/* CONFIG479_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R2_RESETVAL                               (0x00000000U)

/* CONFIG479_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG479_R3_RESETVAL                               (0x00000000U)

/* CONFIG480_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R1_RESETVAL                               (0x00000000U)

/* CONFIG480_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R2_RESETVAL                               (0x00000000U)

/* CONFIG480_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG480_R3_RESETVAL                               (0x00000000U)

/* CONFIG481_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R1_RESETVAL                               (0x00000000U)

/* CONFIG481_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R2_RESETVAL                               (0x00000000U)

/* CONFIG481_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG481_R3_RESETVAL                               (0x00000000U)

/* CONFIG482_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R1_RESETVAL                               (0x00000000U)

/* CONFIG482_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R2_RESETVAL                               (0x00000000U)

/* CONFIG482_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG482_R3_RESETVAL                               (0x00000000U)

/* CONFIG483_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R1_RESETVAL                               (0x00000000U)

/* CONFIG483_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R2_RESETVAL                               (0x00000000U)

/* CONFIG483_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG483_R3_RESETVAL                               (0x00000000U)

/* CONFIG484_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R1_RESETVAL                               (0x00000000U)

/* CONFIG484_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R2_RESETVAL                               (0x00000000U)

/* CONFIG484_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG484_R3_RESETVAL                               (0x00000000U)

/* CONFIG485_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R1_RESETVAL                               (0x00000000U)

/* CONFIG485_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R2_RESETVAL                               (0x00000000U)

/* CONFIG485_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG485_R3_RESETVAL                               (0x00000000U)

/* CONFIG486_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R1_RESETVAL                               (0x00000000U)

/* CONFIG486_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R2_RESETVAL                               (0x00000000U)

/* CONFIG486_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG486_R3_RESETVAL                               (0x00000000U)

/* CONFIG487_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R1_RESETVAL                               (0x00000000U)

/* CONFIG487_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R2_RESETVAL                               (0x00000000U)

/* CONFIG487_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG487_R3_RESETVAL                               (0x00000000U)

/* CONFIG488_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R1_RESETVAL                               (0x00000000U)

/* CONFIG488_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R2_RESETVAL                               (0x00000000U)

/* CONFIG488_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG488_R3_RESETVAL                               (0x00000000U)

/* CONFIG489_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R1_RESETVAL                               (0x00000000U)

/* CONFIG489_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R2_RESETVAL                               (0x00000000U)

/* CONFIG489_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG489_R3_RESETVAL                               (0x00000000U)

/* CONFIG490_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R1_RESETVAL                               (0x00000000U)

/* CONFIG490_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R2_RESETVAL                               (0x00000000U)

/* CONFIG490_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG490_R3_RESETVAL                               (0x00000000U)

/* CONFIG491_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R1_RESETVAL                               (0x00000000U)

/* CONFIG491_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R2_RESETVAL                               (0x00000000U)

/* CONFIG491_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG491_R3_RESETVAL                               (0x00000000U)

/* CONFIG492_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R1_RESETVAL                               (0x00000000U)

/* CONFIG492_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R2_RESETVAL                               (0x00000000U)

/* CONFIG492_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG492_R3_RESETVAL                               (0x00000000U)

/* CONFIG493_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R1_RESETVAL                               (0x00000000U)

/* CONFIG493_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R2_RESETVAL                               (0x00000000U)

/* CONFIG493_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG493_R3_RESETVAL                               (0x00000000U)

/* CONFIG494_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R1_RESETVAL                               (0x00000000U)

/* CONFIG494_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R2_RESETVAL                               (0x00000000U)

/* CONFIG494_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG494_R3_RESETVAL                               (0x00000000U)

/* CONFIG495_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R1_RESETVAL                               (0x00000000U)

/* CONFIG495_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R2_RESETVAL                               (0x00000000U)

/* CONFIG495_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG495_R3_RESETVAL                               (0x00000000U)

/* CONFIG496_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R1_RESETVAL                               (0x00000000U)

/* CONFIG496_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R2_RESETVAL                               (0x00000000U)

/* CONFIG496_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG496_R3_RESETVAL                               (0x00000000U)

/* CONFIG497_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R1_RESETVAL                               (0x00000000U)

/* CONFIG497_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R2_RESETVAL                               (0x00000000U)

/* CONFIG497_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG497_R3_RESETVAL                               (0x00000000U)

/* CONFIG498_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R1_RESETVAL                               (0x00000000U)

/* CONFIG498_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R2_RESETVAL                               (0x00000000U)

/* CONFIG498_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG498_R3_RESETVAL                               (0x00000000U)

/* CONFIG499_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R1_RESETVAL                               (0x00000000U)

/* CONFIG499_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R2_RESETVAL                               (0x00000000U)

/* CONFIG499_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG499_R3_RESETVAL                               (0x00000000U)

/* CONFIG500_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R1_RESETVAL                               (0x00000000U)

/* CONFIG500_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R2_RESETVAL                               (0x00000000U)

/* CONFIG500_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG500_R3_RESETVAL                               (0x00000000U)

/* CONFIG501_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R1_RESETVAL                               (0x00000000U)

/* CONFIG501_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R2_RESETVAL                               (0x00000000U)

/* CONFIG501_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG501_R3_RESETVAL                               (0x00000000U)

/* CONFIG502_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R1_RESETVAL                               (0x00000000U)

/* CONFIG502_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R2_RESETVAL                               (0x00000000U)

/* CONFIG502_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG502_R3_RESETVAL                               (0x00000000U)

/* CONFIG503_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R1_RESETVAL                               (0x00000000U)

/* CONFIG503_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R2_RESETVAL                               (0x00000000U)

/* CONFIG503_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG503_R3_RESETVAL                               (0x00000000U)

/* CONFIG504_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R1_RESETVAL                               (0x00000000U)

/* CONFIG504_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R2_RESETVAL                               (0x00000000U)

/* CONFIG504_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG504_R3_RESETVAL                               (0x00000000U)

/* CONFIG505_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R1_RESETVAL                               (0x00000000U)

/* CONFIG505_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R2_RESETVAL                               (0x00000000U)

/* CONFIG505_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG505_R3_RESETVAL                               (0x00000000U)

/* CONFIG506_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R1_RESETVAL                               (0x00000000U)

/* CONFIG506_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R2_RESETVAL                               (0x00000000U)

/* CONFIG506_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG506_R3_RESETVAL                               (0x00000000U)

/* CONFIG507_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R1_RESETVAL                               (0x00000000U)

/* CONFIG507_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R2_RESETVAL                               (0x00000000U)

/* CONFIG507_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG507_R3_RESETVAL                               (0x00000000U)

/* CONFIG508_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R1_RESETVAL                               (0x00000000U)

/* CONFIG508_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R2_RESETVAL                               (0x00000000U)

/* CONFIG508_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG508_R3_RESETVAL                               (0x00000000U)

/* CONFIG509_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R1_RESETVAL                               (0x00000000U)

/* CONFIG509_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R2_RESETVAL                               (0x00000000U)

/* CONFIG509_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG509_R3_RESETVAL                               (0x00000000U)

/* CONFIG510_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R1_RESETVAL                               (0x00000000U)

/* CONFIG510_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R2_RESETVAL                               (0x00000000U)

/* CONFIG510_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG510_R3_RESETVAL                               (0x00000000U)

/* CONFIG511_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R1_RESETVAL                               (0x00000000U)

/* CONFIG511_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R2_RESETVAL                               (0x00000000U)

/* CONFIG511_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG511_R3_RESETVAL                               (0x00000000U)

/* CONFIG512_R1 */

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_CHIRP_PROFILE_SELECT_MASK              (0x0000000FU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_CHIRP_PROFILE_SELECT_SHIFT             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_CHIRP_PROFILE_SELECT_RESETVAL          (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_CHIRP_PROFILE_SELECT_MAX               (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU1_MASK                               (0x000000F0U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU1_SHIFT                              (0x00000004U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU1_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU1_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_N_SLOPE_VARIABLE_MASK                  (0x00003F00U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_N_SLOPE_VARIABLE_SHIFT                 (0x00000008U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_N_SLOPE_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_N_SLOPE_VARIABLE_MAX                   (0x0000003FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU2_MASK                               (0x0000C000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU2_SHIFT                              (0x0000000EU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU2_MAX                                (0x00000003U)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_TX_ENABLE_MASK                         (0x000F0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_TX_ENABLE_SHIFT                        (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_TX_ENABLE_RESETVAL                     (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_TX_ENABLE_MAX                          (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU3_MASK                               (0x00F00000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU3_SHIFT                              (0x00000014U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_BPM_CONSTANT_BITS_MASK                 (0xFF000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_BPM_CONSTANT_BITS_SHIFT                (0x00000018U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_BPM_CONSTANT_BITS_RESETVAL             (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_BPM_CONSTANT_BITS_MAX                  (0x000000FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R1_RESETVAL                               (0x00000000U)

/* CONFIG512_R2 */

#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_N_START_VARIABLE_MASK                  (0x007FFFFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_N_START_VARIABLE_SHIFT                 (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_N_START_VARIABLE_RESETVAL              (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_N_START_VARIABLE_MAX                   (0x007FFFFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_NU_MASK                                (0xFF800000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_NU_SHIFT                               (0x00000017U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_NU_RESETVAL                            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_NU_MAX                                 (0x000001FFU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R2_RESETVAL                               (0x00000000U)

/* CONFIG512_R3 */

#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_IDLE_TIME_VARIABLE_MASK                (0x00000FFFU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_IDLE_TIME_VARIABLE_SHIFT               (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_IDLE_TIME_VARIABLE_RESETVAL            (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_IDLE_TIME_VARIABLE_MAX                 (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU2_MASK                               (0x0000F000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU2_SHIFT                              (0x0000000CU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU2_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU2_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_ADC_VALID_START_TIME_VARIABLE_MASK     (0x0FFF0000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_ADC_VALID_START_TIME_VARIABLE_SHIFT    (0x00000010U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_ADC_VALID_START_TIME_VARIABLE_RESETVAL (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_ADC_VALID_START_TIME_VARIABLE_MAX      (0x00000FFFU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU3_MASK                               (0xF0000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU3_SHIFT                              (0x0000001CU)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU3_RESETVAL                           (0x00000000U)
#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_NU3_MAX                                (0x0000000FU)

#define CSL_BSS_CONFIG_RAM_CONFIG512_R3_RESETVAL                               (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
