0.7
2020.2
Oct 13 2023
20:47:58
D:/longxin/scpu_with_mul/scpu_with_mul.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sim_1/imports/带乘法cpu/tb.v,1601029050,verilog,,,,tb,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/32mult.v,1601010606,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/adder.v,,multiply,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/adder.v,1461905924,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/alu.v,,adder,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/alu.v,1461985380,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/data_ram.v,,alu,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/data_ram.v,1461985414,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/inst_rom.v,,data_ram,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/inst_rom.v,1702466800,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/regfile.v,,inst_rom,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/regfile.v,1461985342,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/single_cycle_cpu.v,,regfile,,,,,,,,
D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sources_1/imports/带乘法cpu/single_cycle_cpu.v,1601028990,verilog,,D:/longxin/scpu_with_mul/scpu_with_mul.srcs/sim_1/imports/带乘法cpu/tb.v,,single_cycle_cpu,,,,,,,,
