<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: libyaul/scu/bus/cpu/cpu/cache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash e967d81</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cache_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">cache.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2019 Israel Jacquez</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef _YAUL_CPU_CACHE_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define _YAUL_CPU_CACHE_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;__BEGIN_DECLS</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga01a5394050391d153a9880d0cc4224a1">   23</a></span>&#160;<span class="preprocessor">#define CPU_CACHE               0x00000000UL</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define CPU_CACHE_THROUGH       0x20000000UL</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define CPU_CACHE_PURGE         0x40000000UL</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define CPU_CACHE_ADDRESS_RW    0x60000000UL</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define CPU_CACHE_DATA_RW       0xC0000000UL</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define CPU_CACHE_IO            0xF0000000UL</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">   36</a></span>&#160;<span class="preprocessor">#define CPU_CACHE_WAY_0_ADDR    0xC0000000UL</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define CPU_CACHE_WAY_1_ADDR    0xC0000400UL</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define CPU_CACHE_WAY_2_ADDR    0xC0000800UL</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define CPU_CACHE_WAY_3_ADDR    0xC0000C00UL</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">   45</a></span>&#160;<span class="preprocessor">#define CPU_CACHE_WAY_SIZE      (CPU_CACHE_WAY_1_ADDR - CPU_CACHE_WAY_0_ADDR)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga305e02a50983e44b80817a55586b94ab">   49</a></span>&#160;<span class="preprocessor">#define CPU_CACHE_2_WAY_SIZE    (CPU_CACHE_WAY_2_ADDR - CPU_CACHE_WAY_0_ADDR)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">   52</a></span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_SIZE     16UL</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga3d5faf41f897c1a40438031eb2543c13">   57</a></span>&#160;<span class="preprocessor">#define CPU_CACHE_TAG_ADDRESS(x) ((uint32_t)(x) &gt;&gt; 10)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">   60</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a> {</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">   62</a></span>&#160;        <a class="code" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">CPU_CACHE_MODE_4_WAY</a> = 0x00,</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">   64</a></span>&#160;        <a class="code" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">CPU_CACHE_MODE_2_WAY</a> = 0x08</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;} <a class="code" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">   68</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a> {</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">   70</a></span>&#160;        <a class="code" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">CPU_CACHE_TYPE_I</a> = 0x02,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">   72</a></span>&#160;        <a class="code" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">CPU_CACHE_TYPE_D</a> = 0x04</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="unioncpu__cache__data__line.html">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncpu__cache__data__line.html">cpu_cache_data_line</a> {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordtype">unsigned</span> int      :3;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="unioncpu__cache__data__line.html#a2571a800932685e8d912d4296c2cab25">tag</a>:19;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="unioncpu__cache__data__line.html#a24b08b30e6f282e8939197fa032b4acf">lru</a>:6;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unioncpu__cache__data__line.html#afc8c34f8fdb635e4156130eefeea9df5">   84</a></span>&#160;        <span class="keywordtype">unsigned</span> int      :1;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="unioncpu__cache__data__line.html#afc8c34f8fdb635e4156130eefeea9df5">valid</a>:1;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <span class="keywordtype">unsigned</span> int      :2;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="union____packed.html">__packed</a> <a class="code" href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f">cpu_cache_data_line_t</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structcpu__cache__data__way.html">   89</a></span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcpu__cache__data__way.html">cpu_cache_data_way</a> {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="unioncpu__cache__data__line.html">cpu_cache_data_line_t</a> data[<a class="code" href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">CPU_CACHE_WAY_SIZE</a> / <a class="code" href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">CPU_CACHE_LINE_SIZE</a>];</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__GCC__ATTRIBUTES.html#ga5ec304e7577e6c1a8a36c3096fc466af">__aligned</a>(4) <a class="code" href="structcpu__cache__data__way.html">cpu_cache_data_way_t</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga857d5442d14cbf45e0296d159d24faed">   95</a></span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;static inline <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="group__CPU__CACHE.html#ga857d5442d14cbf45e0296d159d24faed">cpu_cache_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga9c6cc7716bab701615bc418a3e2d1264">MEMORY_WRITE_OR</a>(8, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>), 0x01);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gaef6f9bd128cd36bc3bf0f084401c0b06">  102</a></span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<a class="code" href="group__CPU__CACHE.html#gaef6f9bd128cd36bc3bf0f084401c0b06">cpu_cache_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#gadc16e5f714f478e8102c57e4ebca7bac">MEMORY_WRITE_AND</a>(8, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>), ~0x01);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<a class="code" href="group__CPU__CACHE.html#gafdc3159e80989e12086149dadf6dd22f">cpu_cache_repl_enable</a>(<a class="code" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keyword">volatile</span> uint8_t * <span class="keyword">const</span> reg_ccr =</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            (<span class="keyword">volatile</span> uint8_t *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keyword">const</span> uint8_t t0 = *reg_ccr &amp; ~((uint8_t)type | 0x01);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        *reg_ccr = t0;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        *reg_ccr = t0 | 0x01;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="group__CPU__CACHE.html#gadd8c0e17683f976dc148974e87ceb81f">cpu_cache_repl_disable</a>(<a class="code" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keyword">volatile</span> uint8_t * <span class="keyword">const</span> reg_ccr =</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            (<span class="keyword">volatile</span> uint8_t *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keyword">const</span> uint8_t t0 = *reg_ccr &amp; ~0x01;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="comment">/* Set bit with cache disabled */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        *reg_ccr = t0 | (uint8_t)type;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="comment">/* Enable cache and set bit(s) */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        *reg_ccr = t0 | (uint8_t)type | 0x01;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<a class="code" href="group__CPU__CACHE.html#ga48557c885d1318a326d2554580e50990">cpu_cache_way_mode_set</a>(<a class="code" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a> mode)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keyword">volatile</span> uint8_t * <span class="keyword">const</span> reg_ccr =</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            (<span class="keyword">volatile</span> uint8_t *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keyword">const</span> uint8_t t0 = *reg_ccr &amp; ~0x0F;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        *reg_ccr = t0;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        *reg_ccr = t0 | (uint8_t)mode;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        *reg_ccr = t0 | (uint8_t)mode | 0x01;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__CACHE.html#ga78fe7810cd00b94ac3c336cfc18d6a52">cpu_cache_line_purge</a>(<span class="keywordtype">void</span> *address) <a class="code" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(<span class="stringliteral">&quot;.uncached&quot;</span>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__CACHE.html#ga149fb6c8492dd8adf6aa017eba6843cc">cpu_cache_area_purge</a>(<span class="keywordtype">void</span> *address, uint32_t len) <a class="code" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(<span class="stringliteral">&quot;.uncached&quot;</span>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__CACHE.html#gacd31f9c6aad6d5e315dae3794c0652c7">cpu_cache_purge</a>(<span class="keywordtype">void</span>) <a class="code" href="group__GCC__ATTRIBUTES.html#ga19d4dd67e3a51d6dd20b6ab3f3507bbd">__no_reorder</a> <a class="code" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(<span class="stringliteral">&quot;.uncached&quot;</span>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181">cpu_cache_data_way_read</a>(uint8_t way, <a class="code" href="structcpu__cache__data__way.html">cpu_cache_data_way_t</a> *data_way) <a class="code" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(<span class="stringliteral">&quot;.uncached&quot;</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;__END_DECLS</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_CACHE_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga4d0b72ccc36b88935355451e332b5deb"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a></div><div class="ttdeci">#define __section(x)</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> cdefs.h:155</div></div>
<div class="ttc" id="astructcpu__cache__data__way_html"><div class="ttname"><a href="structcpu__cache__data__way.html">cpu_cache_data_way</a></div><div class="ttdoc">Cache data way.</div><div class="ttdef"><b>Definition:</b> cache.h:89</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gac2ab1a6f63685fd7dc4bbc0d15887e2a"><div class="ttname"><a href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a></div><div class="ttdeci">cpu_cache_mode</div><div class="ttdoc">Cache mode.</div><div class="ttdef"><b>Definition:</b> cache.h:60</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gacd31f9c6aad6d5e315dae3794c0652c7"><div class="ttname"><a href="group__CPU__CACHE.html#gacd31f9c6aad6d5e315dae3794c0652c7">cpu_cache_purge</a></div><div class="ttdeci">void cpu_cache_purge(void) __no_reorder __section(&quot;.uncached&quot;)</div><div class="ttdoc">Purge the entire cache.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gacb1ff83bdeb42abac3ab994f6e43ac84"><div class="ttname"><a href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">CPU_CACHE_WAY_SIZE</a></div><div class="ttdeci">#define CPU_CACHE_WAY_SIZE</div><div class="ttdoc">The size in bytes of a cache way.</div><div class="ttdef"><b>Definition:</b> cache.h:45</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga857d5442d14cbf45e0296d159d24faed"><div class="ttname"><a href="group__CPU__CACHE.html#ga857d5442d14cbf45e0296d159d24faed">cpu_cache_enable</a></div><div class="ttdeci">static void __always_inline cpu_cache_enable(void)</div><div class="ttdoc">Enable cache.</div><div class="ttdef"><b>Definition:</b> cache.h:95</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga48557c885d1318a326d2554580e50990"><div class="ttname"><a href="group__CPU__CACHE.html#ga48557c885d1318a326d2554580e50990">cpu_cache_way_mode_set</a></div><div class="ttdeci">static void __always_inline cpu_cache_way_mode_set(cpu_cache_mode_t mode)</div><div class="ttdoc">Change the mode the cache operates.</div><div class="ttdef"><b>Definition:</b> cache.h:154</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d"><div class="ttname"><a href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">CPU_CACHE_MODE_4_WAY</a></div><div class="ttdeci">@ CPU_CACHE_MODE_4_WAY</div><div class="ttdoc">Four-way set associative.</div><div class="ttdef"><b>Definition:</b> cache.h:62</div></div>
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga6034e8cd4bcd5bacfd060abd01bbd8a8"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div><div class="ttdeci">#define __always_inline</div><div class="ttdoc">Not yet documented.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73"><div class="ttname"><a href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">CPU_CACHE_MODE_2_WAY</a></div><div class="ttdeci">@ CPU_CACHE_MODE_2_WAY</div><div class="ttdoc">Two-way set associate and 2KiB RAM.</div><div class="ttdef"><b>Definition:</b> cache.h:64</div></div>
<div class="ttc" id="aunioncpu__cache__data__line_html"><div class="ttname"><a href="unioncpu__cache__data__line.html">cpu_cache_data_line</a></div><div class="ttdoc">Cache data line representing the data read from the cache.</div><div class="ttdef"><b>Definition:</b> cache.h:78</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gaef6f9bd128cd36bc3bf0f084401c0b06"><div class="ttname"><a href="group__CPU__CACHE.html#gaef6f9bd128cd36bc3bf0f084401c0b06">cpu_cache_disable</a></div><div class="ttdeci">static void __always_inline cpu_cache_disable(void)</div><div class="ttdoc">Disable cache.</div><div class="ttdef"><b>Definition:</b> cache.h:102</div></div>
<div class="ttc" id="aunion____packed_html"><div class="ttname"><a href="union____packed.html">__packed</a></div><div class="ttdef"><b>Definition:</b> color.h:103</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga6e6f8872956bea56a103cade85015f2f"><div class="ttname"><a href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">CPU_CACHE_LINE_SIZE</a></div><div class="ttdeci">#define CPU_CACHE_LINE_SIZE</div><div class="ttdoc">The size of a cache line in bytes.</div><div class="ttdef"><b>Definition:</b> cache.h:52</div></div>
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga19d4dd67e3a51d6dd20b6ab3f3507bbd"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga19d4dd67e3a51d6dd20b6ab3f3507bbd">__no_reorder</a></div><div class="ttdeci">#define __no_reorder</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> cdefs.h:170</div></div>
<div class="ttc" id="aunioncpu__cache__data__line_html_a24b08b30e6f282e8939197fa032b4acf"><div class="ttname"><a href="unioncpu__cache__data__line.html#a24b08b30e6f282e8939197fa032b4acf">cpu_cache_data_line::lru</a></div><div class="ttdeci">unsigned int lru</div><div class="ttdoc">LRU bits.</div><div class="ttdef"><b>Definition:</b> cache.h:82</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga425790888be5a412c303fcf59beb190d"><div class="ttname"><a href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a></div><div class="ttdeci">enum cpu_cache_mode cpu_cache_mode_t</div><div class="ttdoc">Cache mode.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gafd9cc331e952f55eb6a3ded73f0ec852"><div class="ttname"><a href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a></div><div class="ttdeci">enum cpu_cache_type cpu_cache_type_t</div><div class="ttdoc">Cache type.</div></div>
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga5ec304e7577e6c1a8a36c3096fc466af"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga5ec304e7577e6c1a8a36c3096fc466af">__aligned</a></div><div class="ttdeci">#define __aligned(x)</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> cdefs.h:101</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga298694f5a284a9481357c09aab7aa7e3"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a></div><div class="ttdeci">#define CPU(x)</div><div class="ttdoc">Access the CPU I/O registers.</div><div class="ttdef"><b>Definition:</b> map.h:66</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga149fb6c8492dd8adf6aa017eba6843cc"><div class="ttname"><a href="group__CPU__CACHE.html#ga149fb6c8492dd8adf6aa017eba6843cc">cpu_cache_area_purge</a></div><div class="ttdeci">void cpu_cache_area_purge(void *address, uint32_t len) __section(&quot;.uncached&quot;)</div><div class="ttdoc">Cache lines of the specified address are purged.</div></div>
<div class="ttc" id="aunioncpu__cache__data__line_html_afc8c34f8fdb635e4156130eefeea9df5"><div class="ttname"><a href="unioncpu__cache__data__line.html#afc8c34f8fdb635e4156130eefeea9df5">cpu_cache_data_line::valid</a></div><div class="ttdeci">unsigned int valid</div><div class="ttdoc">Validity bit.</div><div class="ttdef"><b>Definition:</b> cache.h:84</div></div>
<div class="ttc" id="aunioncpu__cache__data__line_html_a2571a800932685e8d912d4296c2cab25"><div class="ttname"><a href="unioncpu__cache__data__line.html#a2571a800932685e8d912d4296c2cab25">cpu_cache_data_line::tag</a></div><div class="ttdeci">unsigned int tag</div><div class="ttdoc">Tag bits.</div><div class="ttdef"><b>Definition:</b> cache.h:80</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gae7f1ef8f8daf268b7063cd2485d4824f"><div class="ttname"><a href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f">cpu_cache_data_line_t</a></div><div class="ttdeci">union cpu_cache_data_line cpu_cache_data_line_t</div><div class="ttdoc">Cache data line representing the data read from the cache.</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_ga9c6cc7716bab701615bc418a3e2d1264"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#ga9c6cc7716bab701615bc418a3e2d1264">MEMORY_WRITE_OR</a></div><div class="ttdeci">#define MEMORY_WRITE_OR(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:50</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_gad4bf7893b2451e38ffd105d563b0a18d"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad4bf7893b2451e38ffd105d563b0a18d">CCR</a></div><div class="ttdeci">#define CCR</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:248</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gafdc3159e80989e12086149dadf6dd22f"><div class="ttname"><a href="group__CPU__CACHE.html#gafdc3159e80989e12086149dadf6dd22f">cpu_cache_repl_enable</a></div><div class="ttdeci">static void __always_inline cpu_cache_repl_enable(cpu_cache_type_t type)</div><div class="ttdoc">Enable type replacement.</div><div class="ttdef"><b>Definition:</b> cache.h:114</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga34be9bbdfef11ca40c1987ff1519e181"><div class="ttname"><a href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181">cpu_cache_data_way_read</a></div><div class="ttdeci">void cpu_cache_data_way_read(uint8_t way, cpu_cache_data_way_t *data_way) __section(&quot;.uncached&quot;)</div><div class="ttdoc">Walk one of the 4 ways the CPU cache and dump cache state bits.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890"><div class="ttname"><a href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">CPU_CACHE_TYPE_D</a></div><div class="ttdeci">@ CPU_CACHE_TYPE_D</div><div class="ttdoc">Data cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:72</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga0c4b9e3f8d6d8c4ce274da1b88010037"><div class="ttname"><a href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a></div><div class="ttdeci">cpu_cache_type</div><div class="ttdoc">Cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:68</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b"><div class="ttname"><a href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">CPU_CACHE_TYPE_I</a></div><div class="ttdeci">@ CPU_CACHE_TYPE_I</div><div class="ttdoc">Instruction cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:70</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_gadc16e5f714f478e8102c57e4ebca7bac"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#gadc16e5f714f478e8102c57e4ebca7bac">MEMORY_WRITE_AND</a></div><div class="ttdeci">#define MEMORY_WRITE_AND(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:40</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gadd8c0e17683f976dc148974e87ceb81f"><div class="ttname"><a href="group__CPU__CACHE.html#gadd8c0e17683f976dc148974e87ceb81f">cpu_cache_repl_disable</a></div><div class="ttdeci">static void __always_inline cpu_cache_repl_disable(cpu_cache_type_t type)</div><div class="ttdoc">Disable type replacement in the cache.</div><div class="ttdef"><b>Definition:</b> cache.h:132</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga78fe7810cd00b94ac3c336cfc18d6a52"><div class="ttname"><a href="group__CPU__CACHE.html#ga78fe7810cd00b94ac3c336cfc18d6a52">cpu_cache_line_purge</a></div><div class="ttdeci">void cpu_cache_line_purge(void *address) __section(&quot;.uncached&quot;)</div><div class="ttdoc">Cache line of the specified address is purged.</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2acc366ec50223736d170163e50fce76.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_494b9f7ceab4e4052a74750adf4fa7da.html">scu</a></li><li class="navelem"><a class="el" href="dir_c320a0c2fb586d1b9958332bb030bc26.html">bus</a></li><li class="navelem"><a class="el" href="dir_7d7bbe93712b1e0eee49dca0cd27c23b.html">cpu</a></li><li class="navelem"><a class="el" href="dir_427f168647aa327b5ad9854bc789bb16.html">cpu</a></li><li class="navelem"><b>cache.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
