--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 30 15:24:37 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SPI_OUTPUT
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets SPI_SCSN_b_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets SPI_CLK_b_c]
            71 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.432ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Read_in_62__i0  (from SPI_CLK_b_c +)
   Destination:    FD1P3AX    SP             ARRAY_FINAL_i0_i8  (to SPI_CLK_b_c +)

   Delay:                   4.283ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      4.283ns data_path Read_in_62__i0 to ARRAY_FINAL_i0_i8 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.432ns

 Path Details: Read_in_62__i0 to ARRAY_FINAL_i0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Read_in_62__i0 (from SPI_CLK_b_c)
Route        11   e 1.689                                  Read_in[0]
LUT4        ---     0.493              C to Z              i265_3_lut_4_lut
Route        12   e 1.657                                  SPI_CLK_b_c_enable_16
                  --------
                    4.283  (21.9% logic, 78.1% route), 2 logic levels.


Passed:  The following path meets requirements by 995.432ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Read_in_62__i0  (from SPI_CLK_b_c +)
   Destination:    FD1P3AX    SP             ARRAY_FINAL_i0_i7  (to SPI_CLK_b_c +)

   Delay:                   4.283ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      4.283ns data_path Read_in_62__i0 to ARRAY_FINAL_i0_i7 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.432ns

 Path Details: Read_in_62__i0 to ARRAY_FINAL_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Read_in_62__i0 (from SPI_CLK_b_c)
Route        11   e 1.689                                  Read_in[0]
LUT4        ---     0.493              C to Z              i265_3_lut_4_lut
Route        12   e 1.657                                  SPI_CLK_b_c_enable_16
                  --------
                    4.283  (21.9% logic, 78.1% route), 2 logic levels.


Passed:  The following path meets requirements by 995.432ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Read_in_62__i0  (from SPI_CLK_b_c +)
   Destination:    FD1P3AX    SP             ARRAY_FINAL_i0_i6  (to SPI_CLK_b_c +)

   Delay:                   4.283ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      4.283ns data_path Read_in_62__i0 to ARRAY_FINAL_i0_i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 995.432ns

 Path Details: Read_in_62__i0 to ARRAY_FINAL_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Read_in_62__i0 (from SPI_CLK_b_c)
Route        11   e 1.689                                  Read_in[0]
LUT4        ---     0.493              C to Z              i265_3_lut_4_lut
Route        12   e 1.657                                  SPI_CLK_b_c_enable_16
                  --------
                    4.283  (21.9% logic, 78.1% route), 2 logic levels.

Report: 4.568 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets SPI_SCSN_b_c]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SPI_CLK_b_c]             |  1000.000 ns|     4.568 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  71 paths, 23 nets, and 81 connections (69.2% coverage)


Peak memory: 78110720 bytes, TRCE: 1540096 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
