

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_7'
================================================================
* Date:           Thu May 29 09:37:02 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52  |Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1804|   2828|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1834|   2925|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52  |Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1  |        0|   0|  1804|  2828|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                          |        0|   0|  1804|  2828|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_i_fu_97_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |convInp_1_read          |   9|          2|    1|          2|
    |mvOut_m_buffer_6_write  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|    5|         12|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |   3|   0|    3|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |mul_i_reg_103                                                                    |  24|   0|   32|          8|
    |start_once_reg                                                                   |   1|   0|    1|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            |  30|   0|   38|          8|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch.7|  return value|
|convInp_1_dout                   |   in|   32|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_num_data_valid         |   in|    3|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_fifo_cap               |   in|    3|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_empty_n                |   in|    1|     ap_fifo|                       convInp_1|       pointer|
|convInp_1_read                   |  out|    1|     ap_fifo|                       convInp_1|       pointer|
|mvOut_m_buffer_6_din             |  out|    4|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_num_data_valid  |   in|    3|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_fifo_cap        |   in|    3|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_full_n          |   in|    1|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|mvOut_m_buffer_6_write           |  out|    1|     ap_fifo|                mvOut_m_buffer_6|       pointer|
|p_read                           |   in|   24|     ap_none|                          p_read|        scalar|
|p_ZL8weights4_0_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_0_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_0_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_0|         array|
|p_ZL8weights4_1_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_1_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_1_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_1|         array|
|p_ZL8weights4_2_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_2_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_2_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_2|         array|
|p_ZL8weights4_3_address0         |  out|   12|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8weights4_3_ce0              |  out|    1|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8weights4_3_q0               |   in|   32|   ap_memory|                 p_ZL8weights4_3|         array|
|p_ZL8threshs4_0_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_0_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_0_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_0|         array|
|p_ZL8threshs4_1_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_1_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_1_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_1|         array|
|p_ZL8threshs4_2_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_2_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_2_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_2|         array|
|p_ZL8threshs4_3_address0         |  out|    6|   ap_memory|                 p_ZL8threshs4_3|         array|
|p_ZL8threshs4_3_ce0              |  out|    1|   ap_memory|                 p_ZL8threshs4_3|         array|
|p_ZL8threshs4_3_q0               |   in|   16|   ap_memory|                 p_ZL8threshs4_3|         array|
+---------------------------------+-----+-----+------------+--------------------------------+--------------+

