Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:01:21
gem5 executing on mnemosyne.ecn.purdue.edu, pid 19021
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec swaptions -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafba7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafbabef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafbb8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafbc1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafbcaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb53ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb5def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb66ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb6fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb77ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb81ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb89ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb12ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb1bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb24ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb2eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb37ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb40ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb49ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafad3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafadbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafae5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafaedef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafaf7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb00ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafb09ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa92ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa9aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafaa4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafaadef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafab8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafac0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafacaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa52ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa5aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa64ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa6cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa76ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa7eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa88ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa90ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa1aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa23ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa2def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa36ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa40ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa49ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa51ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9dcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9e4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9eeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9f6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9ffef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeafa08ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf992ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf99bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9a4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9bfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9c7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf9d0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf959ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fbeaf962ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf96bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf973668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf97d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf97db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf9855c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf98f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf98fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf918518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf918f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf9209e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf929470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf929eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf931940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf93b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf93be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf944898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf94c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf94cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8d67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8df278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8dfcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8e9748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8f21d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8f2c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8fa6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf904128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf904b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf90c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf895080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf895ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf89f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf89ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8a7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8b14a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8b1ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8ba978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8c1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8c1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8cb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf854358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf854da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf85d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8682b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf868cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf86f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf879208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf879c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8816d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf88a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf88aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf813630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf81b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf81bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf823588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf823fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf82ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8364e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf836f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf8409b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf84a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf84ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf7d2908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf7db390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fbeaf7dbdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7e3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7e3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7e3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7e3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7ef048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7ef278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7ef4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7ef6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7ef908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7efb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7efd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7eff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf7f9f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf805198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf8053c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf8055f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf805828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf805a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf805c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf805eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf811128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf811358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf811588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf8117b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf8119e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fbeaf811c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fbeaf7765f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fbeaf776c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_swaptions
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Real time: 197.37s
Total real time: 197.37s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506378500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506972725.  Starting simulation...
Exiting @ tick 641327506972725 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327506972725  simulated seconds
Real time: 0.58s
Total real time: 197.94s
Dumping and resetting stats...
Switched CPUS @ tick 641327506972725
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506973514.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641327510017213 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327510017213  simulated seconds
Real time: 1.41s
Total real time: 205.84s
Dumping and resetting stats...
Done with simulation! Completely exiting...
