
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 388.703 ; gain = 178.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:46]
INFO: [Synth 8-3491] module 'Traffic_system_structural' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system_structural.vhd:34' bound to instance 'TSS' of component 'Traffic_system_structural' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Traffic_system_structural' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system_structural.vhd:41]
INFO: [Synth 8-3491] module 'TimeDelay' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TimeDelay.vhd:35' bound to instance 'unit1' of component 'TimeDelay' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system_structural.vhd:55]
INFO: [Synth 8-638] synthesizing module 'TimeDelay' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TimeDelay.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'TimeDelay' (1#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TimeDelay.vhd:41]
INFO: [Synth 8-3491] module 'Traffic_signal' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system.vhd:34' bound to instance 'unit2' of component 'Traffic_signal' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system_structural.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Traffic_signal' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Traffic_signal' (2#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Traffic_system_structural' (3#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Traffic_system_structural.vhd:41]
INFO: [Synth 8-3491] module 'Lcd_controller' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Lcd_controller.vhd:6' bound to instance 'LCD' of component 'Lcd_controller' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Lcd_controller' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Lcd_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Lcd_controller' (4#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Lcd_controller.vhd:14]
INFO: [Synth 8-3491] module 'Top_UltrasonicSensors' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:4' bound to instance 'USS' of component 'Top_UltrasonicSensors' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Top_UltrasonicSensors' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:13]
INFO: [Synth 8-3491] module 'TriggerGen' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TriggerGen.vhd:7' bound to instance 'Inst_Trigger_Gen' of component 'TriggerGen' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:42]
INFO: [Synth 8-638] synthesizing module 'TriggerGen' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TriggerGen.vhd:15]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriggerGen' (5#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/TriggerGen.vhd:15]
INFO: [Synth 8-3491] module 'HCRS04' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:6' bound to instance 'Inst_Ultra1_AC' of component 'HCRS04' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:47]
INFO: [Synth 8-638] synthesizing module 'HCRS04' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:16]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Counter.vhd:6' bound to instance 'Inst_Counter' of component 'Counter' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Counter.vhd:16]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (6#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Counter.vhd:16]
INFO: [Synth 8-3491] module 'BuzzerCtrl' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzerCtrl.vhd:8' bound to instance 'Inst_BuzzerCtrl' of component 'BuzzerCtrl' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:56]
INFO: [Synth 8-638] synthesizing module 'BuzzerCtrl' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzerCtrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BuzzerCtrl' (7#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzerCtrl.vhd:18]
INFO: [Synth 8-3491] module 'BuzzTimeCounter' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzTimeCounter.vhd:4' bound to instance 'Inst_BuzzTimeCounter' of component 'BuzzTimeCounter' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:64]
INFO: [Synth 8-638] synthesizing module 'BuzzTimeCounter' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzTimeCounter.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BuzzTimeCounter' (8#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/BuzzTimeCounter.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'HCRS04' (9#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:16]
INFO: [Synth 8-3491] module 'HCRS04' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:6' bound to instance 'Inst_Ultra2_AC' of component 'HCRS04' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:55]
INFO: [Synth 8-3491] module 'HCRS04' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:6' bound to instance 'Inst_Ultra1_BD' of component 'HCRS04' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:63]
INFO: [Synth 8-3491] module 'HCRS04' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/CondensedUltrasonicFile.vhd:6' bound to instance 'Inst_Ultra2_BD' of component 'HCRS04' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:71]
INFO: [Synth 8-3491] module 'OR_Gate' declared at 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/OR_Gate.vhd:34' bound to instance 'Inst_OR_Gate' of component 'OR_Gate' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:79]
INFO: [Synth 8-638] synthesizing module 'OR_Gate' [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/OR_Gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'OR_Gate' (10#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/OR_Gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Top_UltrasonicSensors' (11#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top_UltrasonicSensors.vhd:13]
WARNING: [Synth 8-3848] Net AC in module/entity Top does not have driver. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:40]
WARNING: [Synth 8-3848] Net BD in module/entity Top does not have driver. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:40]
WARNING: [Synth 8-3848] Net resetSignal in module/entity Top does not have driver. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Top' (12#1) [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.srcs/sources_1/new/Top.vhd:46]
WARNING: [Synth 8-3331] design BuzzerCtrl has unconnected port clk
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port AC_LED[1]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port AC_LED[0]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port BD_LED[1]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port BD_LED[0]
WARNING: [Synth 8-3331] design Lcd_controller has unconnected port reset
WARNING: [Synth 8-3331] design TimeDelay has unconnected port reset
WARNING: [Synth 8-3331] design Top has unconnected port AC[2]
WARNING: [Synth 8-3331] design Top has unconnected port AC[1]
WARNING: [Synth 8-3331] design Top has unconnected port AC[0]
WARNING: [Synth 8-3331] design Top has unconnected port BD[2]
WARNING: [Synth 8-3331] design Top has unconnected port BD[1]
WARNING: [Synth 8-3331] design Top has unconnected port BD[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 413.906 ; gain = 203.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 413.906 ; gain = 203.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'Echo_V_IBUF[3]'. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Echo_V_IBUF[1]'. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Echo_V_IBUF[0]'. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 679.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'Traffic_signal'
INFO: [Synth 8-5544] ROM "BD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                  000000000000001 |                             0000
                      s1 |                  000000000000010 |                             0001
                      s2 |                  000000000000100 |                             0010
                      s3 |                  000000000001000 |                             0011
                      s4 |                  000000000010000 |                             0100
                      s5 |                  000000000100000 |                             0101
                      s6 |                  000000001000000 |                             0110
                      s7 |                  000000010000000 |                             0111
                      s8 |                  000000100000000 |                             1000
                      s9 |                  000001000000000 |                             1001
                     s10 |                  000010000000000 |                             1010
                     s11 |                  000100000000000 |                             1011
                     s12 |                  001000000000000 |                             1100
                     s13 |                  010000000000000 |                             1101
                  iSTATE |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'one-hot' in module 'Traffic_signal'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TimeDelay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Traffic_signal 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 2     
Module Lcd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
	  18 Input      1 Bit        Muxes := 1     
Module BuzzTimeCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port AC_LED[1]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port AC_LED[0]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port BD_LED[1]
WARNING: [Synth 8-3331] design Top_UltrasonicSensors has unconnected port BD_LED[0]
WARNING: [Synth 8-3331] design Lcd_controller has unconnected port reset
WARNING: [Synth 8-3331] design Top has unconnected port AC[2]
WARNING: [Synth 8-3331] design Top has unconnected port AC[1]
WARNING: [Synth 8-3331] design Top has unconnected port AC[0]
WARNING: [Synth 8-3331] design Top has unconnected port BD[2]
WARNING: [Synth 8-3331] design Top has unconnected port BD[1]
WARNING: [Synth 8-3331] design Top has unconnected port BD[0]
INFO: [Synth 8-3886] merging instance 'LCD/lcd_bus_reg[8]' (FDE) to 'LCD/lcd_bus_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LCD/lcd_bus_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LCD/lcd_bus_reg[6] )
WARNING: [Synth 8-3332] Sequential element (LCD/lcd_bus_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (LCD/lcd_bus_reg[5]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   166|
|3     |LUT1   |   233|
|4     |LUT2   |   459|
|5     |LUT3   |    77|
|6     |LUT4   |   138|
|7     |LUT5   |    13|
|8     |LUT6   |    31|
|9     |FDCE   |   114|
|10    |FDPE   |     1|
|11    |FDRE   |   253|
|12    |IBUF   |     6|
|13    |OBUF   |    12|
|14    |OBUFT  |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------+------+
|      |Instance                   |Module                    |Cells |
+------+---------------------------+--------------------------+------+
|1     |top                        |                          |  1514|
|2     |  LCD                      |Lcd_controller            |   444|
|3     |  TSS                      |Traffic_system_structural |   116|
|4     |    unit1                  |TimeDelay                 |    93|
|5     |    unit2                  |Traffic_signal            |    23|
|6     |  USS                      |Top_UltrasonicSensors     |   925|
|7     |    Inst_OR_Gate           |OR_Gate                   |     1|
|8     |    Inst_Trigger_Gen       |TriggerGen                |   100|
|9     |    Inst_Ultra1_AC         |HCRS04                    |   206|
|10    |      Inst_BuzzTimeCounter |BuzzTimeCounter_9         |   125|
|11    |      Inst_BuzzerCtrl      |BuzzerCtrl_10             |     9|
|12    |      Inst_Counter         |Counter_11                |    72|
|13    |    Inst_Ultra1_BD         |HCRS04_0                  |   206|
|14    |      Inst_BuzzTimeCounter |BuzzTimeCounter_6         |   125|
|15    |      Inst_BuzzerCtrl      |BuzzerCtrl_7              |     9|
|16    |      Inst_Counter         |Counter_8                 |    72|
|17    |    Inst_Ultra2_AC         |HCRS04_1                  |   206|
|18    |      Inst_BuzzTimeCounter |BuzzTimeCounter_3         |   125|
|19    |      Inst_BuzzerCtrl      |BuzzerCtrl_4              |     9|
|20    |      Inst_Counter         |Counter_5                 |    72|
|21    |    Inst_Ultra2_BD         |HCRS04_2                  |   206|
|22    |      Inst_BuzzTimeCounter |BuzzTimeCounter           |   125|
|23    |      Inst_BuzzerCtrl      |BuzzerCtrl                |     9|
|24    |      Inst_Counter         |Counter                   |    72|
+------+---------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 679.844 ; gain = 469.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 679.844 ; gain = 122.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 679.844 ; gain = 469.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 32 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 679.844 ; gain = 415.023
INFO: [Common 17-1381] The checkpoint 'D:/Work/College/GUC/S Semester 5/Smart Traffic System/Full System/DSD Project/DSD project/project_2/project_2.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 679.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 16:14:08 2023...
