// Seed: 3213149385
module module_0 ();
  tri0 id_1;
  tri1 id_2 = 1;
  supply1 id_3;
  wire id_4;
  tri0 id_5 = 1 == id_5;
  id_6(
      .id_0(id_2), .id_1(id_1), .id_2(id_3 != id_3), .id_3(1 * 1'b0 * 1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_1 = 1 == 1'b0;
    id_3 = id_2;
    id_1 <= id_3[1];
  end
endmodule
