Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:06:32 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 3.16 sec.

Routing started.
Building routing graph takes 0.55 sec.
Processing design graph takes 0.08 sec.
Total nets for routing : 319.
Global routing takes 0.03 sec.
Detailed routing takes 0.06 sec.
Hold Violation Fix in router takes 0.08 sec.
Finish routing takes 0.00 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.02 sec.

IO Port Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_bl          | output        | J7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_clk         | output        | L5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_de          | output        | J6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_hs          | output        | D1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[0]      | inout         | H3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[10]     | inout         | L3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[11]     | inout         | L4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[12]     | inout         | K3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[13]     | inout         | K4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[14]     | inout         | K6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[15]     | inout         | L7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| lcd_rgb[16]     | inout         | H1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[17]     | inout         | H2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[18]     | inout         | D3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[19]     | inout         | E4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[1]      | inout         | H4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[20]     | inout         | G6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[21]     | inout         | H7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[22]     | inout         | G1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[23]     | inout         | G3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| lcd_rgb[2]      | inout         | F1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[3]      | inout         | F2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[4]      | inout         | K1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[5]      | inout         | K2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[6]      | inout         | F5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[7]      | inout         | K5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| lcd_rgb[8]      | inout         | E1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rgb[9]      | inout         | E3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_rst         | output        | F4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| lcd_vs          | output        | D2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk         | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n       | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 44       | 3748          | 2                  
|   FF                     | 22       | 22488         | 1                  
|   LUT                    | 134      | 14992         | 1                  
|   LUT-FF pairs           | 10       | 14992         | 1                  
| Use of CLMS              | 28       | 1892          | 2                  
|   FF                     | 28       | 11352         | 1                  
|   LUT                    | 89       | 7568          | 2                  
|   LUT-FF pairs           | 10       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 23       | 3480          | 1                  
| Use of IO                | 32       | 226           | 15                 
|   IOBD                   | 0        | 57            | 0                  
|   IOBR                   | 1        | 12            | 9                  
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 32       | 308           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst             | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 14              | 0                   | sys_clk_ibuf/opit_1     | INCK           | IOL_131_5               
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb_colorbar     | 223     | 50     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 32     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_clk_div          | 20      | 3      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_display      | 36      | 3      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_driver       | 157     | 33     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rd_id            | 10      | 11     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                               
+-----------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/lcd_rgb_colorbar_map.adf          
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/device_map/lcd_rgb_colorbar.pcf              
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar_pnr.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/clock_utilization.txt            
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar_plc.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar.prr             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar_prr.prt         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/lcd_rgb_colorbar_pnr.netlist     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/place_route/prr.db                           
+-----------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 813 MB
Total CPU time to pnr completion : 0h:0m:8s
Process Total CPU time to pnr completion : 0h:0m:9s
Total real time to pnr completion : 0h:0m:10s
