#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 11 22:11:13 2018
# Process ID: 4572
# Current directory: E:/Development/zofija
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4112 E:\Development\zofija\sinus.xpr
# Log file: E:/Development/zofija/vivado.log
# Journal file: E:/Development/zofija\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Development/zofija/sinus.xpr
INFO: [Project 1-313] Project file moved from 'E:/Development/sinus_v2/sinus_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Development/zofija/sinus.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 11 22:21:15 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 757.324 ; gain = 1.715
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {E:/Development/zofija/sinus.srcs/sim_1/imports/sinus/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config E:/Development/zofija/sinus.srcs/sim_1/imports/sinus/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 785.582 ; gain = 29.973
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 794.668 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 794.668 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 796.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 796.543 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 798.254 ; gain = 0.684
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/imports/new/big_ben.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_ben
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/driver_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/sinus_sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sources_1/new/clocker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk_12288_design_1_clk_wiz_0_0_en_clk, assumed default net type wire [E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_big_ben_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_driver_output_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_sampler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clocker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Development/zofija/sinus.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Development/zofija/sinus.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3da6d118828e428bb87d41798f2ff647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.big_ben
Compiling module xil_defaultlib.design_1_big_ben_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.25,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.clocker
Compiling module xil_defaultlib.design_1_clocker_0_0
Compiling module xil_defaultlib.driver_output
Compiling module xil_defaultlib.design_1_driver_output_0_0
Compiling module xil_defaultlib.sinus_sampler
Compiling module xil_defaultlib.design_1_sinus_sampler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 801.242 ; gain = 1.094
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
save_wave_config {E:/Development/zofija/sinus.srcs/sim_1/imports/sinus/top_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Development/zofija/sinus.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /clocker_0/in_12288(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /driver_output_0/in_mclock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /lrclock(clk) and /clocker_0/out_lrclock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_100(clk) and /big_ben_0/clk_100_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /bclock(clk) and /clocker_0/out_bclock(undef)
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block big_ben_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sinus_sampler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clocker_0 .
[Sun Mar 11 22:42:24 2018] Launched design_1_driver_output_0_0_synth_1, design_1_sinus_sampler_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_driver_output_0_0_synth_1: E:/Development/zofija/sinus.runs/design_1_driver_output_0_0_synth_1/runme.log
design_1_sinus_sampler_0_0_synth_1: E:/Development/zofija/sinus.runs/design_1_sinus_sampler_0_0_synth_1/runme.log
synth_1: E:/Development/zofija/sinus.runs/synth_1/runme.log
[Sun Mar 11 22:42:24 2018] Launched impl_1...
Run output will be captured here: E:/Development/zofija/sinus.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 833.617 ; gain = 23.320
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43A6DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Development/zofija/sinus.runs/impl_1/design_1_wrapper.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_module_reference design_1_driver_output_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:clocker:1.0 - clocker_0
Adding cell -- xilinx.com:module_ref:big_ben:1.0 - big_ben_0
Adding cell -- xilinx.com:module_ref:driver_output:1.0 - driver_output_0
Adding cell -- xilinx.com:module_ref:sinus_sampler:1.0 - sinus_sampler_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /clocker_0/in_12288(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /driver_output_0/in_mclock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /lrclock(clk) and /clocker_0/out_lrclock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_100(clk) and /big_ben_0/clk_100_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /bclock(clk) and /clocker_0/out_bclock(undef)
Successfully read diagram <design_1> from BD file <E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_driver_output_0_0 from driver_output_v1_0 1.0 to driver_output_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /driver_output_0_upgraded_ipi/in_mclock(undef)
Wrote  : <E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.469 ; gain = 74.652
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.469 ; gain = 74.652
update_module_reference design_1_clocker_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Development/zofija/sinus.runs/design_1_clocker_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_clocker_0_0 from clocker_v1_0 1.0 to clocker_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_12288(clk) and /clocker_0_upgraded_ipi/in_12288(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /lrclock(clk) and /clocker_0_upgraded_ipi/out_lrclock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /bclock(clk) and /clocker_0_upgraded_ipi/out_bclock(undef)
Wrote  : <E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Development/zofija/sinus.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block big_ben_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sinus_sampler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clocker_0 .
Exporting to file E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Mar 11 22:53:10 2018] Launched design_1_driver_output_0_0_synth_1, design_1_clocker_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_driver_output_0_0_synth_1: E:/Development/zofija/sinus.runs/design_1_driver_output_0_0_synth_1/runme.log
design_1_clocker_0_0_synth_1: E:/Development/zofija/sinus.runs/design_1_clocker_0_0_synth_1/runme.log
synth_1: E:/Development/zofija/sinus.runs/synth_1/runme.log
[Sun Mar 11 22:53:10 2018] Launched impl_1...
Run output will be captured here: E:/Development/zofija/sinus.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1722.738 ; gain = 93.680
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Development/zofija/sinus.runs/impl_1/design_1_wrapper.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "E:/Development/zofija/sinus.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1727.207 ; gain = 0.000
endgroup
boot_hw_device  [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.207 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A43A6DA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 11 23:03:41 2018...
