// Seed: 944638845
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6
);
  reg  id_8;
  wire id_9;
  assign module_1.id_13 = 0;
  always @(id_9) id_8 <= id_0;
  assign id_8 = -1;
endmodule
module module_0 #(
    parameter id_2 = 32'd37
) (
    input wand id_0,
    input uwire module_1,
    input supply1 _id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10
    , id_13, id_14,
    output tri0 id_11
);
  logic [!  id_2  >  -1 : 1] id_15;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_3,
      id_8,
      id_9,
      id_11
  );
  wire id_16;
  assign id_14 = 1;
  and primCall (id_11, id_8, id_0, id_13, id_14, id_10, id_6, id_3, id_15);
endmodule
