# Manohar-VSDBabySoC-Final-Submission

# VSDBabySoC – Complete RTL-to-GDSII Journey  
**Author:** Manohar Gumma  
**GitHub:** https://github.com/manohargumma   
**Course/Project:** VSD – Advanced Physical Design Flow  
**Submission:** Week 9 – Final Documentation  

---
 
## 1. Project Summary  
This repository consolidates my complete work on the VSDBabySoC project — from RTL functional modelling through to GDSII generation and timing closure.  It incorporates work carried out in the following prior repositories:

- [Tools setup](https://github.com/manohargumma/Manohar_RTL2GDS) – End-to-end flow (RTL → GDS)  
- [BabySoC-Fundamentals-Functional-Modelling](https://github.com/manohargumma/BabySoC-Fundamentals-Functional-Modelling) – RTL & simulation focus  
- [Post-Synthesis-GLS-STA-Fundamentals](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals) – Gate level simulation + STA work  
- [INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS](https://github.com/manohargumma/INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS) – Supporting analog/verification portion  
- [OpenROAD-Installation-guide-BUILD-With-Docker](https://github.com/manohargumma/OpenROAD-Installation-guide--BUILD-With-Docker) – Tool setup documentation  
- [Physical-Design-Workshop](https://github.com/manohargumma/Physical-Design-Workshop) – Hands-on layout/placement practices  


Got it — you want the **images to be visible directly in the README**, not just links.

Here is the **markdown version with images displayed**, using your exact image URLs.

You can **copy–paste this directly into README.md** and GitHub will show all images.

---

#  **Tool Installation **

## **1. Yosys Installation**

![yosys](https://i.ibb.co/BHrLYbSv/Screenshot-from-2025-09-19-22-01-43.png)

---

## **2. Icarus Verilog Installation**

![iverilog](https://i.ibb.co/YTKYkBTX/Screenshot-from-2025-09-19-22-22-25.png)

---

## **3. GTKWave Installation**

![gtkwave](https://i.ibb.co/Xx35s7Sv/Screenshot-from-2025-09-19-22-28-02.png)

---

## **4. OpenTimer Installation**

![opentimer](https://i.ibb.co/21xRfkQ2/Screenshot-from-2025-09-19-22-41-46.png)

---

## **5. Ngspice Installation**

![ngspice](https://i.ibb.co/673CjR9K/Screenshot-from-2025-09-19-22-45-25.png)

---

## **6. Magic VLSI Installation**

![magic](https://i.ibb.co/Rk3G7Vxy/Screenshot-from-2025-09-19-22-54-03.png)

---

## **7. Docker & Tool Versions Check**

![docker-check](https://i.ibb.co/HLHVj20z/Screenshot-from-2025-09-20-16-25-11.png)

---

## **8. OpenLane + PDK Setup**

### **8.1 CIEL Remote PDK List**

![ciel-list-remote](https://i.ibb.co/9HhJJYqr/Screenshot-from-2025-09-20-18-32-29.png)

### **8.2 CIEL PDK Enable**

![ciel-enable](https://i.ibb.co/LdMnc6mF/Screenshot-from-2025-09-20-18-35-10.png)

### **8.3 OpenLane Test**

![openlane-test](https://i.ibb.co/WN9f0ZhX/Screenshot-from-2025-09-20-18-52-06.png)


## **Week-2 **


## **1. OpenLane + PDK Setup**

![img](https://i.ibb.co/dsK8PM3g/Screenshot-from-2025-10-03-18-49-27.png)

---

## **2. Design Preparation**

![img](https://i.ibb.co/Mkn1fvRt/Screenshot-from-2025-10-04-19-56-41.png)

---

## **3. Synthesis**

![img](https://i.ibb.co/208FSvYq/Screenshot-from-2025-10-04-20-02-14.png)

---

## **4. Floorplan**
Copy-paste directly into your `README.md`.

---

![img](https://i.ibb.co/RGx2DT45/Screenshot-from-2025-10-03-19-58-53.png)

---

## **5. Placement**

![img](https://i.ibb.co/xqx332CH/Screenshot-from-2025-10-03-20-56-07.png)

---

