
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Digital Lab/Lab09/pa.fromHdl.tcl}
# create_project -name Lab09 -dir "C:/Digital Lab/Lab09/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab09.ucf" [current_fileset -constrset]
Adding file 'C:/Digital Lab/Lab09/Lab09.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {XOR8B.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SHIFTLEFT.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SELECTOR.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX8BIT4_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCDto7SEG.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {div.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Display.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lab09.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Lab09 $srcset
# add_files [list {Lab09.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Digital Lab/Lab09/XOR8B.vhd" into library work
Parsing VHDL file "C:/Digital Lab/Lab09/SHIFTLEFT.vhd" into library work
Parsing VHDL file "C:/Digital Lab/Lab09/MUX8BIT4_1.vhd" into library work
Parsing VHDL file "C:/Digital Lab/Lab09/BCDto7SEG.vhd" into library work
Parsing VHDL file "C:/Digital Lab/Lab09/Lab09.vhf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Digital Lab/Lab09/Lab09.ucf]
Finished Parsing UCF File [C:/Digital Lab/Lab09/Lab09.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2ff2db72
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 614.520 ; gain = 157.781
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {DIP[7]}]]
set_property package_pin "" [get_ports [list  {DIP[7]}]]
startgroup
set_property package_pin P112 [get_ports {DIP[7]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {DIP[6]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DIP[5]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DIP[4]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DIP[3]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {DIP[2]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {DIP[1]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {DIP[0]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {SW[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {SW[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin P41 [get_ports A]
endgroup
startgroup
set_property package_pin P40 [get_ports B]
endgroup
startgroup
set_property package_pin P35 [get_ports C]
endgroup
startgroup
set_property package_pin P44 [get_ports COMMON0_P44]
endgroup
startgroup
set_property package_pin P43 [get_ports COMMON1_P43]
endgroup
startgroup
set_property package_pin P34 [get_ports D]
endgroup
startgroup
set_property package_pin P32 [get_ports E]
endgroup
startgroup
set_property package_pin P29 [get_ports F]
endgroup
startgroup
set_property package_pin P27 [get_ports G]
endgroup
startgroup
set_property package_pin P123 [get_ports OSC_P123]
endgroup
startgroup
set_property package_pin P45 [get_ports PB1_P45]
endgroup
startgroup
set_property package_pin P46 [get_ports PB2_P46]
endgroup
startgroup
set_property package_pin P47 [get_ports PB3_P47]
endgroup
startgroup
set_property package_pin P48 [get_ports PB4_P48]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 10 21:41:54 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
