<platform><name>Cyclone 10 LP Nios II 'Hello World' Design</name><category>Design Example</category><version>1.0</version><acds_version>17.1std.1</acds_version><board>Cyclone 10 LP FPGA Evaluation Kit</board><family>Cyclone 10 LP</family><device>10CL025</device><part>10CL025YU256C8G</part><vendor>Intel</vendor><description>Embedded System implementation using Nios II, On-chip Memory, JTAG UART, PIO, and utilizes push button and LEDs to allow interaction with the Cyclone 10 LP Development Kit</description><documentation><title>Cyclone 10 LP Nios II Hello_World Lab Manual.pdf</title><url>https://www.intel.com/content/dam/altera-www/global/en_US/uploads/2/2d/C10LP_Nios_II_Hello_World_Lab_Manual.pdf</url></documentation></platform>