
Guitar_Tuner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f54  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800a118  0800a118  0000b118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5b8  0800a5b8  000121dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5b8  0800a5b8  0000b5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5c0  0800a5c0  000121dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5c0  0800a5c0  0000b5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5c4  0800a5c4  0000b5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000061dc  20000000  0800a5c8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000047f0  200061dc  080107a4  000121dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a9cc  080107a4  000129cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b59  00000000  00000000  0001220c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e8  00000000  00000000  0002ad65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0002df50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002db7c  00000000  00000000  0002f4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001ae3a  00000000  00000000  0005d034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001122c3  00000000  00000000  00077e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0018a131  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000108c  00000000  00000000  0018a174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c20  00000000  00000000  0018b200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00191e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200061dc 	.word	0x200061dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a0fc 	.word	0x0800a0fc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200061e0 	.word	0x200061e0
 80001fc:	0800a0fc 	.word	0x0800a0fc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <createGuitarString>:
 *  Created on: Dec 2, 2024
 *      Author: Landon Ra Dagenais
 */
#include <guitar_string.h>

GuitarString createGuitarString(int number, float frequency, float targetFrequency, const char* note, TuningOffset tuning_offset) {
 8000ec8:	b4b0      	push	{r4, r5, r7}
 8000eca:	b08d      	sub	sp, #52	@ 0x34
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6178      	str	r0, [r7, #20]
 8000ed0:	6139      	str	r1, [r7, #16]
 8000ed2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ed6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	70fb      	strb	r3, [r7, #3]
    GuitarString string = {number, frequency, targetFrequency, note, tuning_offset};
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	61fb      	str	r3, [r7, #28]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	623b      	str	r3, [r7, #32]
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000eee:	78fb      	ldrb	r3, [r7, #3]
 8000ef0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    return string;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	461d      	mov	r5, r3
 8000ef8:	f107 041c 	add.w	r4, r7, #28
 8000efc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000efe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f00:	6823      	ldr	r3, [r4, #0]
 8000f02:	602b      	str	r3, [r5, #0]
}
 8000f04:	6978      	ldr	r0, [r7, #20]
 8000f06:	3734      	adds	r7, #52	@ 0x34
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bcb0      	pop	{r4, r5, r7}
 8000f0c:	4770      	bx	lr
	...

08000f10 <initializeGuitarStrings>:

void initializeGuitarStrings(GuitarString strings[], GuitarString** currentString) {
 8000f10:	b5b0      	push	{r4, r5, r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	61f8      	str	r0, [r7, #28]
 8000f18:	61b9      	str	r1, [r7, #24]

    strings[0] = createGuitarString(0, 82.41, 82.41, "E2", ON_PITCH);  // Low E
 8000f1a:	69fc      	ldr	r4, [r7, #28]
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	2303      	movs	r3, #3
 8000f20:	4a39      	ldr	r2, [pc, #228]	@ (8001008 <initializeGuitarStrings+0xf8>)
 8000f22:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 800100c <initializeGuitarStrings+0xfc>
 8000f26:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 800100c <initializeGuitarStrings+0xfc>
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	f7ff ffcc 	bl	8000ec8 <createGuitarString>
 8000f30:	4625      	mov	r5, r4
 8000f32:	463c      	mov	r4, r7
 8000f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f38:	6823      	ldr	r3, [r4, #0]
 8000f3a:	602b      	str	r3, [r5, #0]
    strings[1] = createGuitarString(1, 110.00, 110.00, "A2", ON_PITCH);
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f103 0414 	add.w	r4, r3, #20
 8000f42:	4638      	mov	r0, r7
 8000f44:	2303      	movs	r3, #3
 8000f46:	4a32      	ldr	r2, [pc, #200]	@ (8001010 <initializeGuitarStrings+0x100>)
 8000f48:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8001014 <initializeGuitarStrings+0x104>
 8000f4c:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8001014 <initializeGuitarStrings+0x104>
 8000f50:	2101      	movs	r1, #1
 8000f52:	f7ff ffb9 	bl	8000ec8 <createGuitarString>
 8000f56:	4625      	mov	r5, r4
 8000f58:	463c      	mov	r4, r7
 8000f5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	602b      	str	r3, [r5, #0]
    strings[2] = createGuitarString(2, 146.83, 146.83, "D3", ON_PITCH);
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 8000f68:	4638      	mov	r0, r7
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	4a2a      	ldr	r2, [pc, #168]	@ (8001018 <initializeGuitarStrings+0x108>)
 8000f6e:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 800101c <initializeGuitarStrings+0x10c>
 8000f72:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 800101c <initializeGuitarStrings+0x10c>
 8000f76:	2102      	movs	r1, #2
 8000f78:	f7ff ffa6 	bl	8000ec8 <createGuitarString>
 8000f7c:	4625      	mov	r5, r4
 8000f7e:	463c      	mov	r4, r7
 8000f80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	602b      	str	r3, [r5, #0]
    strings[3] = createGuitarString(3, 196.00, 196.00, "G3", ON_PITCH);
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8000f8e:	4638      	mov	r0, r7
 8000f90:	2303      	movs	r3, #3
 8000f92:	4a23      	ldr	r2, [pc, #140]	@ (8001020 <initializeGuitarStrings+0x110>)
 8000f94:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8001024 <initializeGuitarStrings+0x114>
 8000f98:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8001024 <initializeGuitarStrings+0x114>
 8000f9c:	2103      	movs	r1, #3
 8000f9e:	f7ff ff93 	bl	8000ec8 <createGuitarString>
 8000fa2:	4625      	mov	r5, r4
 8000fa4:	463c      	mov	r4, r7
 8000fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	602b      	str	r3, [r5, #0]
    strings[4] = createGuitarString(4, 246.94, 246.94, "B3", ON_PITCH);
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8000fb4:	4638      	mov	r0, r7
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001028 <initializeGuitarStrings+0x118>)
 8000fba:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800102c <initializeGuitarStrings+0x11c>
 8000fbe:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800102c <initializeGuitarStrings+0x11c>
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	f7ff ff80 	bl	8000ec8 <createGuitarString>
 8000fc8:	4625      	mov	r5, r4
 8000fca:	463c      	mov	r4, r7
 8000fcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fd0:	6823      	ldr	r3, [r4, #0]
 8000fd2:	602b      	str	r3, [r5, #0]
    strings[5] = createGuitarString(5, 329.63, 329.63, "E4", ON_PITCH);  // High E
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f103 0464 	add.w	r4, r3, #100	@ 0x64
 8000fda:	4638      	mov	r0, r7
 8000fdc:	2303      	movs	r3, #3
 8000fde:	4a14      	ldr	r2, [pc, #80]	@ (8001030 <initializeGuitarStrings+0x120>)
 8000fe0:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8001034 <initializeGuitarStrings+0x124>
 8000fe4:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8001034 <initializeGuitarStrings+0x124>
 8000fe8:	2105      	movs	r1, #5
 8000fea:	f7ff ff6d 	bl	8000ec8 <createGuitarString>
 8000fee:	4625      	mov	r5, r4
 8000ff0:	463c      	mov	r4, r7
 8000ff2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ff4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	602b      	str	r3, [r5, #0]

    // Default to the first string (low E in this case)
    *currentString = &strings[0];
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	69fa      	ldr	r2, [r7, #28]
 8000ffe:	601a      	str	r2, [r3, #0]
}
 8001000:	bf00      	nop
 8001002:	3720      	adds	r7, #32
 8001004:	46bd      	mov	sp, r7
 8001006:	bdb0      	pop	{r4, r5, r7, pc}
 8001008:	0800a118 	.word	0x0800a118
 800100c:	42a4d1ec 	.word	0x42a4d1ec
 8001010:	0800a11c 	.word	0x0800a11c
 8001014:	42dc0000 	.word	0x42dc0000
 8001018:	0800a120 	.word	0x0800a120
 800101c:	4312d47b 	.word	0x4312d47b
 8001020:	0800a124 	.word	0x0800a124
 8001024:	43440000 	.word	0x43440000
 8001028:	0800a128 	.word	0x0800a128
 800102c:	4376f0a4 	.word	0x4376f0a4
 8001030:	0800a12c 	.word	0x0800a12c
 8001034:	43a4d0a4 	.word	0x43a4d0a4

08001038 <calculateTuningOffset>:

void calculateTuningOffset(GuitarString* string, char* msg, size_t msg_size) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b08c      	sub	sp, #48	@ 0x30
 800103c:	af04      	add	r7, sp, #16
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
    float diff = string->frequency - string->targetFrequency;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	ed93 7a01 	vldr	s14, [r3, #4]
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001054:	edc7 7a05 	vstr	s15, [r7, #20]

    const char* tuning_msg = "Tuning: ";
 8001058:	4b3b      	ldr	r3, [pc, #236]	@ (8001148 <calculateTuningOffset+0x110>)
 800105a:	613b      	str	r3, [r7, #16]
    const char* arrow_prefix = "";
 800105c:	4b3b      	ldr	r3, [pc, #236]	@ (800114c <calculateTuningOffset+0x114>)
 800105e:	61fb      	str	r3, [r7, #28]
    const char* arrow_suffix = "";
 8001060:	4b3a      	ldr	r3, [pc, #232]	@ (800114c <calculateTuningOffset+0x114>)
 8001062:	61bb      	str	r3, [r7, #24]

    // Determine tuning offset and corresponding arrows
    if (diff < -5.0) {
 8001064:	edd7 7a05 	vldr	s15, [r7, #20]
 8001068:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800106c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001074:	d505      	bpl.n	8001082 <calculateTuningOffset+0x4a>
        string->tuning_offset = VERY_FLAT;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2200      	movs	r2, #0
 800107a:	741a      	strb	r2, [r3, #16]
        arrow_prefix = ">>>";  // Very flat
 800107c:	4b34      	ldr	r3, [pc, #208]	@ (8001150 <calculateTuningOffset+0x118>)
 800107e:	61fb      	str	r3, [r7, #28]
 8001080:	e051      	b.n	8001126 <calculateTuningOffset+0xee>
    } else if (diff < -2.0) {
 8001082:	edd7 7a05 	vldr	s15, [r7, #20]
 8001086:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800108a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	d505      	bpl.n	80010a0 <calculateTuningOffset+0x68>
        string->tuning_offset = FLAT;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2201      	movs	r2, #1
 8001098:	741a      	strb	r2, [r3, #16]
        arrow_prefix = ">>";   // Flat
 800109a:	4b2e      	ldr	r3, [pc, #184]	@ (8001154 <calculateTuningOffset+0x11c>)
 800109c:	61fb      	str	r3, [r7, #28]
 800109e:	e042      	b.n	8001126 <calculateTuningOffset+0xee>
    } else if (diff < -0.5) {
 80010a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010a4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80010a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b0:	d505      	bpl.n	80010be <calculateTuningOffset+0x86>
        string->tuning_offset = SLIGHTLY_FLAT;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2202      	movs	r2, #2
 80010b6:	741a      	strb	r2, [r3, #16]
        arrow_prefix = ">";    // Slightly flat
 80010b8:	4b27      	ldr	r3, [pc, #156]	@ (8001158 <calculateTuningOffset+0x120>)
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	e033      	b.n	8001126 <calculateTuningOffset+0xee>
    } else if (diff <= 0.5) {
 80010be:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	d807      	bhi.n	80010e0 <calculateTuningOffset+0xa8>
        string->tuning_offset = ON_PITCH;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2203      	movs	r2, #3
 80010d4:	741a      	strb	r2, [r3, #16]
        arrow_prefix = ">";
 80010d6:	4b20      	ldr	r3, [pc, #128]	@ (8001158 <calculateTuningOffset+0x120>)
 80010d8:	61fb      	str	r3, [r7, #28]
        arrow_suffix = "< In tune!";
 80010da:	4b20      	ldr	r3, [pc, #128]	@ (800115c <calculateTuningOffset+0x124>)
 80010dc:	61bb      	str	r3, [r7, #24]
 80010de:	e022      	b.n	8001126 <calculateTuningOffset+0xee>
    } else if (diff <= 2.0) {
 80010e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010e4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80010e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f0:	d805      	bhi.n	80010fe <calculateTuningOffset+0xc6>
        string->tuning_offset = SLIGHTLY_SHARP;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2204      	movs	r2, #4
 80010f6:	741a      	strb	r2, [r3, #16]
        arrow_suffix = "<";    // Slightly sharp
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <calculateTuningOffset+0x128>)
 80010fa:	61bb      	str	r3, [r7, #24]
 80010fc:	e013      	b.n	8001126 <calculateTuningOffset+0xee>
    } else if (diff <= 5.0) {
 80010fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001102:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001106:	eef4 7ac7 	vcmpe.f32	s15, s14
 800110a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110e:	d805      	bhi.n	800111c <calculateTuningOffset+0xe4>
        string->tuning_offset = SHARP;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2205      	movs	r2, #5
 8001114:	741a      	strb	r2, [r3, #16]
        arrow_suffix = "<<";   // Sharp
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <calculateTuningOffset+0x12c>)
 8001118:	61bb      	str	r3, [r7, #24]
 800111a:	e004      	b.n	8001126 <calculateTuningOffset+0xee>
    } else {
        string->tuning_offset = VERY_SHARP;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2206      	movs	r2, #6
 8001120:	741a      	strb	r2, [r3, #16]
        arrow_suffix = "<<<";  // Very sharp
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <calculateTuningOffset+0x130>)
 8001124:	61bb      	str	r3, [r7, #24]
    }

    // Format the message with arrows
    snprintf(msg, msg_size, "%s%s%s%s\r\n", tuning_msg, arrow_prefix, string->note, arrow_suffix);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	9202      	str	r2, [sp, #8]
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <calculateTuningOffset+0x134>)
 8001138:	6879      	ldr	r1, [r7, #4]
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f006 fe5a 	bl	8007df4 <sniprintf>
}
 8001140:	bf00      	nop
 8001142:	3720      	adds	r7, #32
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	0800a130 	.word	0x0800a130
 800114c:	0800a13c 	.word	0x0800a13c
 8001150:	0800a140 	.word	0x0800a140
 8001154:	0800a144 	.word	0x0800a144
 8001158:	0800a148 	.word	0x0800a148
 800115c:	0800a14c 	.word	0x0800a14c
 8001160:	0800a158 	.word	0x0800a158
 8001164:	0800a15c 	.word	0x0800a15c
 8001168:	0800a160 	.word	0x0800a160
 800116c:	0800a164 	.word	0x0800a164

08001170 <yin_detect_frequency>:
    *currentString = &strings[nextIndex];
}

#define THRESHOLD 0.025f          // Threshold for the YIN algorithm

void yin_detect_frequency(float32_t *buffer, uint32_t length, uint32_t sample_rate, GuitarString* string) {
 8001170:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001174:	b097      	sub	sp, #92	@ 0x5c
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	466b      	mov	r3, sp
 8001182:	4618      	mov	r0, r3
	float32_t min_value = 1.0f;
 8001184:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001188:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t min_index = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	653b      	str	r3, [r7, #80]	@ 0x50
	float32_t cumulative_diff[length];
 800118e:	68b9      	ldr	r1, [r7, #8]
 8001190:	460b      	mov	r3, r1
 8001192:	3b01      	subs	r3, #1
 8001194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001196:	2300      	movs	r3, #0
 8001198:	4688      	mov	r8, r1
 800119a:	4699      	mov	r9, r3
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	f04f 0300 	mov.w	r3, #0
 80011a4:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80011a8:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80011ac:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80011b0:	2300      	movs	r3, #0
 80011b2:	460c      	mov	r4, r1
 80011b4:	461d      	mov	r5, r3
 80011b6:	f04f 0200 	mov.w	r2, #0
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	016b      	lsls	r3, r5, #5
 80011c0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80011c4:	0162      	lsls	r2, r4, #5
 80011c6:	008b      	lsls	r3, r1, #2
 80011c8:	3307      	adds	r3, #7
 80011ca:	08db      	lsrs	r3, r3, #3
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	ebad 0d03 	sub.w	sp, sp, r3
 80011d2:	466b      	mov	r3, sp
 80011d4:	3303      	adds	r3, #3
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	63bb      	str	r3, [r7, #56]	@ 0x38
	float32_t threshold = THRESHOLD;
 80011dc:	4b6f      	ldr	r3, [pc, #444]	@ (800139c <yin_detect_frequency+0x22c>)
 80011de:	637b      	str	r3, [r7, #52]	@ 0x34

	float32_t target_frequency = string->targetFrequency;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t target_lag = (uint32_t)(sample_rate / target_frequency);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	ee07 3a90 	vmov	s15, r3
 80011ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80011f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fc:	ee17 3a90 	vmov	r3, s15
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c

	uint32_t start_lag = target_lag - 50;
 8001202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001204:	3b32      	subs	r3, #50	@ 0x32
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t end_lag = target_lag + 50;
 8001208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800120a:	3332      	adds	r3, #50	@ 0x32
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24

	// Step 1: Calculate difference function
	for (uint32_t lag = start_lag ; lag < end_lag; lag++) {
 800120e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001210:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001212:	e063      	b.n	80012dc <yin_detect_frequency+0x16c>
		float32_t sum = 0.0f;
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	64bb      	str	r3, [r7, #72]	@ 0x48
		for (uint32_t i = 0; i < length - lag; i++) {
 800121a:	2300      	movs	r3, #0
 800121c:	647b      	str	r3, [r7, #68]	@ 0x44
 800121e:	e01e      	b.n	800125e <yin_detect_frequency+0xee>
			float32_t diff = buffer[i] - buffer[i + lag];
 8001220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	ed93 7a00 	vldr	s14, [r3]
 800122c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800122e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001230:	4413      	add	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	edd3 7a00 	vldr	s15, [r3]
 800123c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001240:	edc7 7a05 	vstr	s15, [r7, #20]
			sum += diff * diff;
 8001244:	edd7 7a05 	vldr	s15, [r7, #20]
 8001248:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800124c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001254:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		for (uint32_t i = 0; i < length - lag; i++) {
 8001258:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800125a:	3301      	adds	r3, #1
 800125c:	647b      	str	r3, [r7, #68]	@ 0x44
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001266:	429a      	cmp	r2, r3
 8001268:	d3da      	bcc.n	8001220 <yin_detect_frequency+0xb0>
		}
		cumulative_diff[lag] = sum / (float32_t)(length - lag);
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001278:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 800127c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001280:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	edc3 7a00 	vstr	s15, [r3]

		// Step 2: Check if cumulative difference crosses the threshold
		if (cumulative_diff[lag] < threshold && lag > 1) {
 800128c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800128e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4413      	add	r3, r2
 8001294:	edd3 7a00 	vldr	s15, [r3]
 8001298:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800129c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a4:	dd17      	ble.n	80012d6 <yin_detect_frequency+0x166>
 80012a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d914      	bls.n	80012d6 <yin_detect_frequency+0x166>
			if (cumulative_diff[lag] < min_value) {
 80012ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	edd3 7a00 	vldr	s15, [r3]
 80012b8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80012bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c4:	dd07      	ble.n	80012d6 <yin_detect_frequency+0x166>
				min_value = cumulative_diff[lag];
 80012c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	657b      	str	r3, [r7, #84]	@ 0x54
				min_index = lag;
 80012d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012d4:	653b      	str	r3, [r7, #80]	@ 0x50
	for (uint32_t lag = start_lag ; lag < end_lag; lag++) {
 80012d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012d8:	3301      	adds	r3, #1
 80012da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80012dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d397      	bcc.n	8001214 <yin_detect_frequency+0xa4>
			}
		}
	}

	if (min_index > 0) {
 80012e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d051      	beq.n	800138e <yin_detect_frequency+0x21e>

		float32_t lag_refined = min_index;
 80012ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012f4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	    if (min_index > start_lag && min_index < end_lag) {
 80012f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80012fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d934      	bls.n	800136a <yin_detect_frequency+0x1fa>
 8001300:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001304:	429a      	cmp	r2, r3
 8001306:	d230      	bcs.n	800136a <yin_detect_frequency+0x1fa>
	        float32_t prev = cumulative_diff[min_index - 1];
 8001308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800130a:	3b01      	subs	r3, #1
 800130c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	623b      	str	r3, [r7, #32]
	        float32_t next = cumulative_diff[min_index + 1];
 8001316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001318:	3301      	adds	r3, #1
 800131a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	61fb      	str	r3, [r7, #28]
	        lag_refined = min_index + (prev - next) / (2.0f * (prev - 2.0f * cumulative_diff[min_index] + next));
 8001324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800132e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001332:	edd7 7a07 	vldr	s15, [r7, #28]
 8001336:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800133a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800133c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4413      	add	r3, r2
 8001342:	edd3 7a00 	vldr	s15, [r3]
 8001346:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800134a:	edd7 6a08 	vldr	s13, [r7, #32]
 800134e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001352:	edd7 7a07 	vldr	s15, [r7, #28]
 8001356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800135a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800135e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	    }
		float32_t detected_freq = ((float32_t)sample_rate / lag_refined) + 1.0f;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001374:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001380:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001384:	edc7 7a06 	vstr	s15, [r7, #24]
		string->frequency = detected_freq;  // Update the string's frequency
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	4685      	mov	sp, r0
	}

}
 8001390:	bf00      	nop
 8001392:	375c      	adds	r7, #92	@ 0x5c
 8001394:	46bd      	mov	sp, r7
 8001396:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800139a:	4770      	bx	lr
 800139c:	3ccccccd 	.word	0x3ccccccd

080013a0 <kalmanFilter>:
#include "KalmanFilter_CMSIS.h"
#include "arm_math.h" // CMSIS-DSP library

// Function to update Kalman filter using CMSIS DSP functions
void kalmanFilter(float32_t* inputArray, float32_t* outputArray, int length) {
 80013a0:	b480      	push	{r7}
 80013a2:	b08d      	sub	sp, #52	@ 0x34
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
	kalman_state_t kstate_cmsis;

	// Initialize the internal Kalman state
    kstate_cmsis.q = 0.01f;  // Small process noise covariance
 80013ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001464 <kalmanFilter+0xc4>)
 80013ae:	617b      	str	r3, [r7, #20]
    kstate_cmsis.r = 0.1f;   // Small measurement noise covariance
 80013b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <kalmanFilter+0xc8>)
 80013b2:	61bb      	str	r3, [r7, #24]
    kstate_cmsis.x = 0.0f;   // Initial estimate
 80013b4:	f04f 0300 	mov.w	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
    kstate_cmsis.p = 1.0f;   // Initial estimation error covariance (large uncertainty)
 80013ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80013be:	623b      	str	r3, [r7, #32]
    kstate_cmsis.k = 0.0f;   // Kalman gain initialized to 0
 80013c0:	f04f 0300 	mov.w	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int i = 0; i < length; i++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013ca:	e040      	b.n	800144e <kalmanFilter+0xae>
		kstate_cmsis.p += kstate_cmsis.q;
 80013cc:	ed97 7a08 	vldr	s14, [r7, #32]
 80013d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80013d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d8:	edc7 7a08 	vstr	s15, [r7, #32]

		float32_t div = kstate_cmsis.p + kstate_cmsis.r;
 80013dc:	ed97 7a08 	vldr	s14, [r7, #32]
 80013e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Calculate the Kalman gain
		kstate_cmsis.k = kstate_cmsis.p / div;
 80013ec:	edd7 6a08 	vldr	s13, [r7, #32]
 80013f0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80013f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

		// Update the estimated value
		kstate_cmsis.x += kstate_cmsis.k * (inputArray[i] - kstate_cmsis.x);
 80013fc:	ed97 7a07 	vldr	s14, [r7, #28]
 8001400:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	4413      	add	r3, r2
 800140c:	ed93 6a00 	vldr	s12, [r3]
 8001410:	edd7 7a07 	vldr	s15, [r7, #28]
 8001414:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001420:	edc7 7a07 	vstr	s15, [r7, #28]

		// Update the estimation error covariance
		kstate_cmsis.p *= (1 - kstate_cmsis.k);
 8001424:	ed97 7a08 	vldr	s14, [r7, #32]
 8001428:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800142c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001430:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001438:	edc7 7a08 	vstr	s15, [r7, #32]

		// Store the result in the output array
		outputArray[i] = kstate_cmsis.x;
 800143c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	4413      	add	r3, r2
 8001444:	69fa      	ldr	r2, [r7, #28]
 8001446:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8001448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144a:	3301      	adds	r3, #1
 800144c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800144e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	429a      	cmp	r2, r3
 8001454:	dbba      	blt.n	80013cc <kalmanFilter+0x2c>
	}


}
 8001456:	bf00      	nop
 8001458:	bf00      	nop
 800145a:	3734      	adds	r7, #52	@ 0x34
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	3c23d70a 	.word	0x3c23d70a
 8001468:	3dcccccd 	.word	0x3dcccccd

0800146c <toggleMode>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void toggleMode() {
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	if (current_mode == MODE_MICROPHONE) {
 8001470:	4b24      	ldr	r3, [pc, #144]	@ (8001504 <toggleMode+0x98>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d12d      	bne.n	80014d6 <toggleMode+0x6a>
		// Switch to ear tuning mode

		current_mode = MODE_EAR_TUNING;
 800147a:	4b22      	ldr	r3, [pc, #136]	@ (8001504 <toggleMode+0x98>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
		HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter2);
 8001480:	4821      	ldr	r0, [pc, #132]	@ (8001508 <toggleMode+0x9c>)
 8001482:	f001 ffd7 	bl	8003434 <HAL_DFSDM_FilterRegularStop_DMA>
		playSound = 1;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <toggleMode+0xa0>)
 8001488:	2201      	movs	r2, #1
 800148a:	601a      	str	r2, [r3, #0]
		sprintf(msg, "Current mode: Ear Tuning\r\n");
 800148c:	4920      	ldr	r1, [pc, #128]	@ (8001510 <toggleMode+0xa4>)
 800148e:	4821      	ldr	r0, [pc, #132]	@ (8001514 <toggleMode+0xa8>)
 8001490:	f006 fce4 	bl	8007e5c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001494:	481f      	ldr	r0, [pc, #124]	@ (8001514 <toggleMode+0xa8>)
 8001496:	f7fe ff03 	bl	80002a0 <strlen>
 800149a:	4603      	mov	r3, r0
 800149c:	b29a      	uxth	r2, r3
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	491c      	ldr	r1, [pc, #112]	@ (8001514 <toggleMode+0xa8>)
 80014a4:	481c      	ldr	r0, [pc, #112]	@ (8001518 <toggleMode+0xac>)
 80014a6:	f005 f8df 	bl	8006668 <HAL_UART_Transmit>
		sprintf(msg, "Playing string %d (%s).\r\n", currString->number, currString->note);
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <toggleMode+0xb0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <toggleMode+0xb0>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	491a      	ldr	r1, [pc, #104]	@ (8001520 <toggleMode+0xb4>)
 80014b8:	4816      	ldr	r0, [pc, #88]	@ (8001514 <toggleMode+0xa8>)
 80014ba:	f006 fccf 	bl	8007e5c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80014be:	4815      	ldr	r0, [pc, #84]	@ (8001514 <toggleMode+0xa8>)
 80014c0:	f7fe feee 	bl	80002a0 <strlen>
 80014c4:	4603      	mov	r3, r0
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	4911      	ldr	r1, [pc, #68]	@ (8001514 <toggleMode+0xa8>)
 80014ce:	4812      	ldr	r0, [pc, #72]	@ (8001518 <toggleMode+0xac>)
 80014d0:	f005 f8ca 	bl	8006668 <HAL_UART_Transmit>
		//HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter2, mic_rec, MIC_REC_SIZE);
		sprintf(msg, "Current mode: Microphone Tuning\r\n");
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
		bufferFull = 1;
	}
}
 80014d4:	e014      	b.n	8001500 <toggleMode+0x94>
		current_mode = MODE_MICROPHONE;  // Switch to microphone mode
 80014d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <toggleMode+0x98>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
		sprintf(msg, "Current mode: Microphone Tuning\r\n");
 80014dc:	4911      	ldr	r1, [pc, #68]	@ (8001524 <toggleMode+0xb8>)
 80014de:	480d      	ldr	r0, [pc, #52]	@ (8001514 <toggleMode+0xa8>)
 80014e0:	f006 fcbc 	bl	8007e5c <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80014e4:	480b      	ldr	r0, [pc, #44]	@ (8001514 <toggleMode+0xa8>)
 80014e6:	f7fe fedb 	bl	80002a0 <strlen>
 80014ea:	4603      	mov	r3, r0
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295
 80014f2:	4908      	ldr	r1, [pc, #32]	@ (8001514 <toggleMode+0xa8>)
 80014f4:	4808      	ldr	r0, [pc, #32]	@ (8001518 <toggleMode+0xac>)
 80014f6:	f005 f8b7 	bl	8006668 <HAL_UART_Transmit>
		bufferFull = 1;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <toggleMode+0xbc>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20006000 	.word	0x20006000
 8001508:	2000626c 	.word	0x2000626c
 800150c:	2000a7e0 	.word	0x2000a7e0
 8001510:	0800a170 	.word	0x0800a170
 8001514:	2000a7e8 	.word	0x2000a7e8
 8001518:	200063a4 	.word	0x200063a4
 800151c:	2000a7d8 	.word	0x2000a7d8
 8001520:	0800a18c 	.word	0x0800a18c
 8001524:	0800a1a8 	.word	0x0800a1a8
 8001528:	2000a7dc 	.word	0x2000a7dc

0800152c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {  // Blue button on PC13
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800153c:	d12e      	bne.n	800159c <HAL_GPIO_EXTI_Callback+0x70>

		//CHECK BUTTON RELEASE
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {  // Button is released
 800153e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001542:	4818      	ldr	r0, [pc, #96]	@ (80015a4 <HAL_GPIO_EXTI_Callback+0x78>)
 8001544:	f002 feac 	bl	80042a0 <HAL_GPIO_ReadPin>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d121      	bne.n	8001592 <HAL_GPIO_EXTI_Callback+0x66>
			button_release_time = HAL_GetTick();
 800154e:	f001 f83f 	bl	80025d0 <HAL_GetTick>
 8001552:	4603      	mov	r3, r0
 8001554:	4a14      	ldr	r2, [pc, #80]	@ (80015a8 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001556:	6013      	str	r3, [r2, #0]
			if (button_release_time - button_press_time >= 1000) {
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <HAL_GPIO_EXTI_Callback+0x7c>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <HAL_GPIO_EXTI_Callback+0x80>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001566:	d302      	bcc.n	800156e <HAL_GPIO_EXTI_Callback+0x42>
				toggleMode();  // Button was held long enough
 8001568:	f7ff ff80 	bl	800146c <toggleMode>
			}
		} else {  // Button is pressed
			button_press_time = HAL_GetTick();
		}
	}
}
 800156c:	e016      	b.n	800159c <HAL_GPIO_EXTI_Callback+0x70>
				HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter2);
 800156e:	4810      	ldr	r0, [pc, #64]	@ (80015b0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001570:	f001 ff60 	bl	8003434 <HAL_DFSDM_FilterRegularStop_DMA>
				HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter2, mic_rec, MIC_REC_SIZE);
 8001574:	f640 02c8 	movw	r2, #2248	@ 0x8c8
 8001578:	490e      	ldr	r1, [pc, #56]	@ (80015b4 <HAL_GPIO_EXTI_Callback+0x88>)
 800157a:	480d      	ldr	r0, [pc, #52]	@ (80015b0 <HAL_GPIO_EXTI_Callback+0x84>)
 800157c:	f001 fed8 	bl	8003330 <HAL_DFSDM_FilterRegularStart_DMA>
				if (current_mode == MODE_EAR_TUNING){
 8001580:	4b0d      	ldr	r3, [pc, #52]	@ (80015b8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d108      	bne.n	800159c <HAL_GPIO_EXTI_Callback+0x70>
					playSound = 1;
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <HAL_GPIO_EXTI_Callback+0x90>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]
}
 8001590:	e004      	b.n	800159c <HAL_GPIO_EXTI_Callback+0x70>
			button_press_time = HAL_GetTick();
 8001592:	f001 f81d 	bl	80025d0 <HAL_GetTick>
 8001596:	4603      	mov	r3, r0
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <HAL_GPIO_EXTI_Callback+0x80>)
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	48000800 	.word	0x48000800
 80015a8:	2000643c 	.word	0x2000643c
 80015ac:	20006438 	.word	0x20006438
 80015b0:	2000626c 	.word	0x2000626c
 80015b4:	20006440 	.word	0x20006440
 80015b8:	20006000 	.word	0x20006000
 80015bc:	2000a7e0 	.word	0x2000a7e0

080015c0 <myDMA_XferCpltCallback>:

//this is called when the mic recording buffer is filled
void myDMA_XferCpltCallback(DMA_HandleTypeDef *hdma){
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	if (hdma == &hdma_dfsdm1_flt2) {  // Check if the DMA is for DFSDM
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <myDMA_XferCpltCallback+0x24>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d102      	bne.n	80015d6 <myDMA_XferCpltCallback+0x16>
		bufferFull = 1;
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <myDMA_XferCpltCallback+0x28>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	601a      	str	r2, [r3, #0]
	}
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	200062f8 	.word	0x200062f8
 80015e8:	2000a7dc 	.word	0x2000a7dc

080015ec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015f2:	f000 ff84 	bl	80024fe <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015f6:	f000 f8b3 	bl	8001760 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015fa:	f000 fa69 	bl	8001ad0 <MX_GPIO_Init>
	MX_DMA_Init();
 80015fe:	f000 fa35 	bl	8001a6c <MX_DMA_Init>
	MX_DAC1_Init();
 8001602:	f000 f8ff 	bl	8001804 <MX_DAC1_Init>
	MX_TIM2_Init();
 8001606:	f000 f997 	bl	8001938 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 800160a:	f000 f9e3 	bl	80019d4 <MX_USART1_UART_Init>
	MX_DFSDM1_Init();
 800160e:	f000 f92d 	bl	800186c <MX_DFSDM1_Init>
	/* USER CODE BEGIN 2 */
	initializeGuitarStrings(strings, &currString);
 8001612:	4944      	ldr	r1, [pc, #272]	@ (8001724 <main+0x138>)
 8001614:	4844      	ldr	r0, [pc, #272]	@ (8001728 <main+0x13c>)
 8001616:	f7ff fc7b 	bl	8000f10 <initializeGuitarStrings>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800161a:	2100      	movs	r1, #0
 800161c:	4843      	ldr	r0, [pc, #268]	@ (800172c <main+0x140>)
 800161e:	f001 f93a 	bl	8002896 <HAL_DAC_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 8001622:	4843      	ldr	r0, [pc, #268]	@ (8001730 <main+0x144>)
 8001624:	f004 fb78 	bl	8005d18 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1){
		switch (current_mode) {
 8001628:	4b42      	ldr	r3, [pc, #264]	@ (8001734 <main+0x148>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <main+0x4c>
 8001632:	2b01      	cmp	r3, #1
 8001634:	d01a      	beq.n	800166c <main+0x80>
 8001636:	e7f7      	b.n	8001628 <main+0x3c>
		case MODE_EAR_TUNING:


			if (playSound == 1){
 8001638:	4b3f      	ldr	r3, [pc, #252]	@ (8001738 <main+0x14c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d16d      	bne.n	800171c <main+0x130>
				HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001640:	2100      	movs	r1, #0
 8001642:	483a      	ldr	r0, [pc, #232]	@ (800172c <main+0x140>)
 8001644:	f001 fa46 	bl	8002ad4 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_samples[currString->number], 1024, DAC_ALIGN_12B_R);
 8001648:	4b36      	ldr	r3, [pc, #216]	@ (8001724 <main+0x138>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	031b      	lsls	r3, r3, #12
 8001650:	4a3a      	ldr	r2, [pc, #232]	@ (800173c <main+0x150>)
 8001652:	441a      	add	r2, r3
 8001654:	2300      	movs	r3, #0
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800165c:	2100      	movs	r1, #0
 800165e:	4833      	ldr	r0, [pc, #204]	@ (800172c <main+0x140>)
 8001660:	f001 f96c 	bl	800293c <HAL_DAC_Start_DMA>
				playSound = 0;
 8001664:	4b34      	ldr	r3, [pc, #208]	@ (8001738 <main+0x14c>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
			}

			break;
 800166a:	e057      	b.n	800171c <main+0x130>

		case MODE_MICROPHONE:
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);;
 800166c:	2100      	movs	r1, #0
 800166e:	482f      	ldr	r0, [pc, #188]	@ (800172c <main+0x140>)
 8001670:	f001 fa30 	bl	8002ad4 <HAL_DAC_Stop_DMA>

			if (bufferFull == 1){
 8001674:	4b32      	ldr	r3, [pc, #200]	@ (8001740 <main+0x154>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d151      	bne.n	8001720 <main+0x134>



				//mic process returns -25 in first buffer out index
				// when rms amplitude below threshold (too quiet)
				mic_process(mic_rec, mic_out, BUFFER_SIZE);
 800167c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001680:	4930      	ldr	r1, [pc, #192]	@ (8001744 <main+0x158>)
 8001682:	4831      	ldr	r0, [pc, #196]	@ (8001748 <main+0x15c>)
 8001684:	f000 fabe 	bl	8001c04 <mic_process>
				//threshold detection,
				if (mic_out[0] != -25){
 8001688:	4b2e      	ldr	r3, [pc, #184]	@ (8001744 <main+0x158>)
 800168a:	edd3 7a00 	vldr	s15, [r3]
 800168e:	eebb 7a09 	vmov.f32	s14, #185	@ 0xc1c80000 -25.0
 8001692:	eef4 7a47 	vcmp.f32	s15, s14
 8001696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169a:	d01a      	beq.n	80016d2 <main+0xe6>
					yin_detect_frequency(mic_out, BUFFER_SIZE, SAMPLE_RATE, currString);
 800169c:	4b21      	ldr	r3, [pc, #132]	@ (8001724 <main+0x138>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80016a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016a8:	4826      	ldr	r0, [pc, #152]	@ (8001744 <main+0x158>)
 80016aa:	f7ff fd61 	bl	8001170 <yin_detect_frequency>
					calculateTuningOffset(currString, msg, MSG_SIZE);
 80016ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <main+0x138>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2264      	movs	r2, #100	@ 0x64
 80016b4:	4925      	ldr	r1, [pc, #148]	@ (800174c <main+0x160>)
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fcbe 	bl	8001038 <calculateTuningOffset>
					//sprintf(msg, "Predicted frequency: %f Hz \r\n", currString->frequency);

					HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80016bc:	4823      	ldr	r0, [pc, #140]	@ (800174c <main+0x160>)
 80016be:	f7fe fdef 	bl	80002a0 <strlen>
 80016c2:	4603      	mov	r3, r0
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	4920      	ldr	r1, [pc, #128]	@ (800174c <main+0x160>)
 80016cc:	4820      	ldr	r0, [pc, #128]	@ (8001750 <main+0x164>)
 80016ce:	f004 ffcb 	bl	8006668 <HAL_UART_Transmit>
				}

				time = HAL_GetTick();
 80016d2:	f000 ff7d 	bl	80025d0 <HAL_GetTick>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461a      	mov	r2, r3
 80016da:	4b1e      	ldr	r3, [pc, #120]	@ (8001754 <main+0x168>)
 80016dc:	601a      	str	r2, [r3, #0]

				sprintf(msg, "Time %d", time);
 80016de:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <main+0x168>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	461a      	mov	r2, r3
 80016e4:	491c      	ldr	r1, [pc, #112]	@ (8001758 <main+0x16c>)
 80016e6:	4819      	ldr	r0, [pc, #100]	@ (800174c <main+0x160>)
 80016e8:	f006 fbb8 	bl	8007e5c <siprintf>

				// Send the message over UART
				HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80016ec:	4817      	ldr	r0, [pc, #92]	@ (800174c <main+0x160>)
 80016ee:	f7fe fdd7 	bl	80002a0 <strlen>
 80016f2:	4603      	mov	r3, r0
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
 80016fa:	4914      	ldr	r1, [pc, #80]	@ (800174c <main+0x160>)
 80016fc:	4814      	ldr	r0, [pc, #80]	@ (8001750 <main+0x164>)
 80016fe:	f004 ffb3 	bl	8006668 <HAL_UART_Transmit>

				HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter2);
 8001702:	4816      	ldr	r0, [pc, #88]	@ (800175c <main+0x170>)
 8001704:	f001 fe96 	bl	8003434 <HAL_DFSDM_FilterRegularStop_DMA>
				HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter2, mic_rec, MIC_REC_SIZE);
 8001708:	f640 02c8 	movw	r2, #2248	@ 0x8c8
 800170c:	490e      	ldr	r1, [pc, #56]	@ (8001748 <main+0x15c>)
 800170e:	4813      	ldr	r0, [pc, #76]	@ (800175c <main+0x170>)
 8001710:	f001 fe0e 	bl	8003330 <HAL_DFSDM_FilterRegularStart_DMA>

				bufferFull = 0;
 8001714:	4b0a      	ldr	r3, [pc, #40]	@ (8001740 <main+0x154>)
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]



			}

			break;
 800171a:	e001      	b.n	8001720 <main+0x134>
			break;
 800171c:	bf00      	nop
 800171e:	e783      	b.n	8001628 <main+0x3c>
			break;
 8001720:	bf00      	nop
		switch (current_mode) {
 8001722:	e781      	b.n	8001628 <main+0x3c>
 8001724:	2000a7d8 	.word	0x2000a7d8
 8001728:	2000a760 	.word	0x2000a760
 800172c:	200061f8 	.word	0x200061f8
 8001730:	20006358 	.word	0x20006358
 8001734:	20006000 	.word	0x20006000
 8001738:	2000a7e0 	.word	0x2000a7e0
 800173c:	20000000 	.word	0x20000000
 8001740:	2000a7dc 	.word	0x2000a7dc
 8001744:	20008760 	.word	0x20008760
 8001748:	20006440 	.word	0x20006440
 800174c:	2000a7e8 	.word	0x2000a7e8
 8001750:	200063a4 	.word	0x200063a4
 8001754:	2000a7e4 	.word	0x2000a7e4
 8001758:	0800a1cc 	.word	0x0800a1cc
 800175c:	2000626c 	.word	0x2000626c

08001760 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b096      	sub	sp, #88	@ 0x58
 8001764:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	2244      	movs	r2, #68	@ 0x44
 800176c:	2100      	movs	r1, #0
 800176e:	4618      	mov	r0, r3
 8001770:	f006 fbd7 	bl	8007f22 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001774:	463b      	mov	r3, r7
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
 8001780:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001782:	2000      	movs	r0, #0
 8001784:	f002 fddc 	bl	8004340 <HAL_PWREx_ControlVoltageScaling>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <SystemClock_Config+0x32>
	{
		Error_Handler();
 800178e:	f000 f9f9 	bl	8001b84 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001792:	2310      	movs	r3, #16
 8001794:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001796:	2301      	movs	r3, #1
 8001798:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800179e:	23a0      	movs	r3, #160	@ 0xa0
 80017a0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017a2:	2302      	movs	r3, #2
 80017a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80017a6:	2301      	movs	r3, #1
 80017a8:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 2;
 80017aa:	2302      	movs	r3, #2
 80017ac:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 15;
 80017ae:	230f      	movs	r3, #15
 80017b0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017b2:	2302      	movs	r3, #2
 80017b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017b6:	2302      	movs	r3, #2
 80017b8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017ba:	2302      	movs	r3, #2
 80017bc:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4618      	mov	r0, r3
 80017c4:	f002 fe60 	bl	8004488 <HAL_RCC_OscConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <SystemClock_Config+0x72>
	{
		Error_Handler();
 80017ce:	f000 f9d9 	bl	8001b84 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d2:	230f      	movs	r3, #15
 80017d4:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d6:	2303      	movs	r3, #3
 80017d8:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017e6:	463b      	mov	r3, r7
 80017e8:	2105      	movs	r1, #5
 80017ea:	4618      	mov	r0, r3
 80017ec:	f003 fa66 	bl	8004cbc <HAL_RCC_ClockConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80017f6:	f000 f9c5 	bl	8001b84 <Error_Handler>
	}
}
 80017fa:	bf00      	nop
 80017fc:	3758      	adds	r7, #88	@ 0x58
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b08a      	sub	sp, #40	@ 0x28
 8001808:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 800180a:	463b      	mov	r3, r7
 800180c:	2228      	movs	r2, #40	@ 0x28
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f006 fb86 	bl	8007f22 <memset>

	/* USER CODE END DAC1_Init 1 */

	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 8001816:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <MX_DAC1_Init+0x60>)
 8001818:	4a13      	ldr	r2, [pc, #76]	@ (8001868 <MX_DAC1_Init+0x64>)
 800181a:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800181c:	4811      	ldr	r0, [pc, #68]	@ (8001864 <MX_DAC1_Init+0x60>)
 800181e:	f001 f818 	bl	8002852 <HAL_DAC_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_DAC1_Init+0x28>
	{
		Error_Handler();
 8001828:	f000 f9ac 	bl	8001b84 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001830:	230a      	movs	r3, #10
 8001832:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001838:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001846:	463b      	mov	r3, r7
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_DAC1_Init+0x60>)
 800184e:	f001 f9a5 	bl	8002b9c <HAL_DAC_ConfigChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_DAC1_Init+0x58>
	{
		Error_Handler();
 8001858:	f000 f994 	bl	8001b84 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	3728      	adds	r7, #40	@ 0x28
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200061f8 	.word	0x200061f8
 8001868:	40007400 	.word	0x40007400

0800186c <MX_DFSDM1_Init>:
 * @brief DFSDM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DFSDM1_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	/* USER CODE END DFSDM1_Init 0 */

	/* USER CODE BEGIN DFSDM1_Init 1 */

	/* USER CODE END DFSDM1_Init 1 */
	hdfsdm1_filter2.Instance = DFSDM1_Filter2;
 8001870:	4b2c      	ldr	r3, [pc, #176]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001872:	4a2d      	ldr	r2, [pc, #180]	@ (8001928 <MX_DFSDM1_Init+0xbc>)
 8001874:	601a      	str	r2, [r3, #0]
	hdfsdm1_filter2.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001876:	4b2b      	ldr	r3, [pc, #172]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]
	hdfsdm1_filter2.Init.RegularParam.FastMode = ENABLE;
 800187c:	4b29      	ldr	r3, [pc, #164]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 800187e:	2201      	movs	r2, #1
 8001880:	721a      	strb	r2, [r3, #8]
	hdfsdm1_filter2.Init.RegularParam.DmaMode = ENABLE;
 8001882:	4b28      	ldr	r3, [pc, #160]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001884:	2201      	movs	r2, #1
 8001886:	725a      	strb	r2, [r3, #9]
	hdfsdm1_filter2.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC4_ORDER;
 8001888:	4b26      	ldr	r3, [pc, #152]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 800188a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800188e:	61da      	str	r2, [r3, #28]
	hdfsdm1_filter2.Init.FilterParam.Oversampling = 64;
 8001890:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001892:	2240      	movs	r2, #64	@ 0x40
 8001894:	621a      	str	r2, [r3, #32]
	hdfsdm1_filter2.Init.FilterParam.IntOversampling = 1;
 8001896:	4b23      	ldr	r3, [pc, #140]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001898:	2201      	movs	r2, #1
 800189a:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_DFSDM_FilterInit(&hdfsdm1_filter2) != HAL_OK)
 800189c:	4821      	ldr	r0, [pc, #132]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 800189e:	f001 fc27 	bl	80030f0 <HAL_DFSDM_FilterInit>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_DFSDM1_Init+0x40>
	{
		Error_Handler();
 80018a8:	f000 f96c 	bl	8001b84 <Error_Handler>
	}
	hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018ae:	4a20      	ldr	r2, [pc, #128]	@ (8001930 <MX_DFSDM1_Init+0xc4>)
 80018b0:	601a      	str	r2, [r3, #0]
	hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	711a      	strb	r2, [r3, #4]
	hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 80018b8:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018be:	609a      	str	r2, [r3, #8]
	hdfsdm1_channel2.Init.OutputClock.Divider = 20;
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018c2:	2214      	movs	r2, #20
 80018c4:	60da      	str	r2, [r3, #12]
	hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
	hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80018cc:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	615a      	str	r2, [r3, #20]
	hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80018d2:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
	hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 80018d8:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018da:	2201      	movs	r2, #1
 80018dc:	61da      	str	r2, [r3, #28]
	hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018e0:	2204      	movs	r2, #4
 80018e2:	621a      	str	r2, [r3, #32]
	hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80018e4:	4b11      	ldr	r3, [pc, #68]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	625a      	str	r2, [r3, #36]	@ 0x24
	hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	629a      	str	r2, [r3, #40]	@ 0x28
	hdfsdm1_channel2.Init.Offset = 0;
 80018f0:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdfsdm1_channel2.Init.RightBitShift = 4;
 80018f6:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018f8:	2204      	movs	r2, #4
 80018fa:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80018fc:	480b      	ldr	r0, [pc, #44]	@ (800192c <MX_DFSDM1_Init+0xc0>)
 80018fe:	f001 fb23 	bl	8002f48 <HAL_DFSDM_ChannelInit>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_DFSDM1_Init+0xa0>
	{
		Error_Handler();
 8001908:	f000 f93c 	bl	8001b84 <Error_Handler>
	}
	if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter2, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800190c:	2201      	movs	r2, #1
 800190e:	4909      	ldr	r1, [pc, #36]	@ (8001934 <MX_DFSDM1_Init+0xc8>)
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <MX_DFSDM1_Init+0xb8>)
 8001912:	f001 fcc7 	bl	80032a4 <HAL_DFSDM_FilterConfigRegChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_DFSDM1_Init+0xb4>
	{
		Error_Handler();
 800191c:	f000 f932 	bl	8001b84 <Error_Handler>
	}
	/* USER CODE BEGIN DFSDM1_Init 2 */

	/* USER CODE END DFSDM1_Init 2 */

}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	2000626c 	.word	0x2000626c
 8001928:	40016200 	.word	0x40016200
 800192c:	200062c0 	.word	0x200062c0
 8001930:	40016040 	.word	0x40016040
 8001934:	00020004 	.word	0x00020004

08001938 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001956:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <MX_TIM2_Init+0x98>)
 8001958:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800195c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <MX_TIM2_Init+0x98>)
 8001960:	2200      	movs	r2, #0
 8001962:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001964:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <MX_TIM2_Init+0x98>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 2499;
 800196a:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <MX_TIM2_Init+0x98>)
 800196c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001970:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <MX_TIM2_Init+0x98>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001978:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <MX_TIM2_Init+0x98>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800197e:	4814      	ldr	r0, [pc, #80]	@ (80019d0 <MX_TIM2_Init+0x98>)
 8001980:	f004 f972 	bl	8005c68 <HAL_TIM_Base_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 800198a:	f000 f8fb 	bl	8001b84 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001992:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001994:	f107 0310 	add.w	r3, r7, #16
 8001998:	4619      	mov	r1, r3
 800199a:	480d      	ldr	r0, [pc, #52]	@ (80019d0 <MX_TIM2_Init+0x98>)
 800199c:	f004 fb33 	bl	8006006 <HAL_TIM_ConfigClockSource>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 80019a6:	f000 f8ed 	bl	8001b84 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019aa:	2320      	movs	r3, #32
 80019ac:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	4619      	mov	r1, r3
 80019b6:	4806      	ldr	r0, [pc, #24]	@ (80019d0 <MX_TIM2_Init+0x98>)
 80019b8:	f004 fd60 	bl	800647c <HAL_TIMEx_MasterConfigSynchronization>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 80019c2:	f000 f8df 	bl	8001b84 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	3720      	adds	r7, #32
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20006358 	.word	0x20006358

080019d4 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80019d8:	4b22      	ldr	r3, [pc, #136]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019da:	4a23      	ldr	r2, [pc, #140]	@ (8001a68 <MX_USART1_UART_Init+0x94>)
 80019dc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80019de:	4b21      	ldr	r3, [pc, #132]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80019ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80019f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 80019fa:	220c      	movs	r2, #12
 80019fc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fe:	4b19      	ldr	r3, [pc, #100]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a0a:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a16:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a1c:	4811      	ldr	r0, [pc, #68]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a1e:	f004 fdd3 	bl	80065c8 <HAL_UART_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8001a28:	f000 f8ac 	bl	8001b84 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a30:	f005 fbfc 	bl	800722c <HAL_UARTEx_SetTxFifoThreshold>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8001a3a:	f000 f8a3 	bl	8001b84 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4808      	ldr	r0, [pc, #32]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a42:	f005 fc31 	bl	80072a8 <HAL_UARTEx_SetRxFifoThreshold>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8001a4c:	f000 f89a 	bl	8001b84 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001a50:	4804      	ldr	r0, [pc, #16]	@ (8001a64 <MX_USART1_UART_Init+0x90>)
 8001a52:	f005 fbb2 	bl	80071ba <HAL_UARTEx_DisableFifoMode>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8001a5c:	f000 f892 	bl	8001b84 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200063a4 	.word	0x200063a4
 8001a68:	40013800 	.word	0x40013800

08001a6c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001a72:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a76:	4a15      	ldr	r2, [pc, #84]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a8a:	4b10      	ldr	r3, [pc, #64]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6493      	str	r3, [r2, #72]	@ 0x48
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <MX_DMA_Init+0x60>)
 8001a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	603b      	str	r3, [r7, #0]
 8001aa0:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	200b      	movs	r0, #11
 8001aa8:	f000 fe9d 	bl	80027e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001aac:	200b      	movs	r0, #11
 8001aae:	f000 feb6 	bl	800281e <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	200d      	movs	r0, #13
 8001ab8:	f000 fe95 	bl	80027e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001abc:	200d      	movs	r0, #13
 8001abe:	f000 feae 	bl	800281e <HAL_NVIC_EnableIRQ>

}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40021000 	.word	0x40021000

08001ad0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	@ 0x28
 8001ad4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae6:	4b25      	ldr	r3, [pc, #148]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	4a24      	ldr	r2, [pc, #144]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af2:	4b22      	ldr	r3, [pc, #136]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	4a1e      	ldr	r2, [pc, #120]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001b16:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	4a18      	ldr	r2, [pc, #96]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b1c:	f043 0310 	orr.w	r3, r3, #16
 8001b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b22:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	f003 0310 	and.w	r3, r3, #16
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2e:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b32:	4a12      	ldr	r2, [pc, #72]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b34:	f043 0302 	orr.w	r3, r3, #2
 8001b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b3a:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <MX_GPIO_Init+0xac>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	607b      	str	r3, [r7, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b4a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b4c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b50:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4808      	ldr	r0, [pc, #32]	@ (8001b80 <MX_GPIO_Init+0xb0>)
 8001b5e:	f002 fa0d 	bl	8003f7c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	2028      	movs	r0, #40	@ 0x28
 8001b68:	f000 fe3d 	bl	80027e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b6c:	2028      	movs	r0, #40	@ 0x28
 8001b6e:	f000 fe56 	bl	800281e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001b72:	bf00      	nop
 8001b74:	3728      	adds	r7, #40	@ 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	48000800 	.word	0x48000800

08001b84 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b88:	b672      	cpsid	i
}
 8001b8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <Error_Handler+0x8>

08001b90 <limit_val>:

void mic_DMASampleBuffer(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, int32_t *pData, uint32_t Length){
	HAL_DFSDM_FilterRegularStart_DMA(hdfsdm_filter, pData, Length);
}

float limit_val(float input) {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	ed87 0a01 	vstr	s0, [r7, #4]
    if (input > 0) {
 8001b9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba6:	dd10      	ble.n	8001bca <limit_val+0x3a>
        return (input < clip) ? input : clip; // Minimum of 200 and input
 8001ba8:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <limit_val+0x70>)
 8001baa:	edd3 7a00 	vldr	s15, [r3]
 8001bae:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bba:	d502      	bpl.n	8001bc2 <limit_val+0x32>
 8001bbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc0:	e017      	b.n	8001bf2 <limit_val+0x62>
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <limit_val+0x70>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	e013      	b.n	8001bf2 <limit_val+0x62>
    } else {
        return (input > -clip) ? input : -clip; // Maximum of -200 and input
 8001bca:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <limit_val+0x70>)
 8001bcc:	edd3 7a00 	vldr	s15, [r3]
 8001bd0:	eef1 7a67 	vneg.f32	s15, s15
 8001bd4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be0:	dd02      	ble.n	8001be8 <limit_val+0x58>
 8001be2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001be6:	e004      	b.n	8001bf2 <limit_val+0x62>
 8001be8:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <limit_val+0x70>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	eef1 7a67 	vneg.f32	s15, s15
    }
}
 8001bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	20006004 	.word	0x20006004

08001c04 <mic_process>:


//needed to remove low freq information thats messing everything up
void mic_process(int32_t *interim_buffer, float32_t *good_buffer, int good_buffer_length) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b090      	sub	sp, #64	@ 0x40
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]

	// Filter coefficients for a 50 Hz high-pass filter with a 48 kHz sample rate
    float alpha = (2 * M_PI * 50) / (48000 + 2 * M_PI * 50);
 8001c10:	4b53      	ldr	r3, [pc, #332]	@ (8001d60 <mic_process+0x15c>)
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
    float alphinv = 1.0f / (1.0f + (48000 / (2 * M_PI * 2000)));
 8001c14:	4b53      	ldr	r3, [pc, #332]	@ (8001d64 <mic_process+0x160>)
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24

    // Initialize the previous output (y[n-1]) and previous input (x[n-1])
    float prev_output = 0.0f;
 8001c18:	f04f 0300 	mov.w	r3, #0
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float prev_input = 0.0f;
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	63bb      	str	r3, [r7, #56]	@ 0x38
    float sum = 0.0f;
 8001c24:	f04f 0300 	mov.w	r3, #0
 8001c28:	637b      	str	r3, [r7, #52]	@ 0x34

    //high pass
    for (int i = 0; i < good_buffer_length; i++) {
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c2e:	e032      	b.n	8001c96 <mic_process+0x92>
        // Get the current input
        float current_input = (float32_t)interim_buffer[i + 200];
 8001c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c32:	33c8      	adds	r3, #200	@ 0xc8
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	ee07 3a90 	vmov	s15, r3
 8001c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c44:	edc7 7a05 	vstr	s15, [r7, #20]

        // Apply the high-pass filter equation
        float current_output = alpha * (prev_output + current_input - prev_input);
 8001c48:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001c4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c54:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001c58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c5c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c64:	edc7 7a04 	vstr	s15, [r7, #16]

        // Store the filtered output
        good_buffer[i] = current_output;
 8001c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	4413      	add	r3, r2
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	601a      	str	r2, [r3, #0]
        sum += current_output * current_output;
 8001c74:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c78:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c7c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c84:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

        // Update previous input and output for the next iteration
        prev_input = current_input;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
        prev_output = current_output;
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (int i = 0; i < good_buffer_length; i++) {
 8001c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c92:	3301      	adds	r3, #1
 8001c94:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	dbc8      	blt.n	8001c30 <mic_process+0x2c>
    }

    // Check against the threshold

    float32_t rms = sqrtf((float)sum / (float)good_buffer_length);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	ee07 3a90 	vmov	s15, r3
 8001ca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001cac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cb0:	eeb0 0a66 	vmov.f32	s0, s13
 8001cb4:	f008 fa00 	bl	800a0b8 <sqrtf>
 8001cb8:	ed87 0a08 	vstr	s0, [r7, #32]
    if (rms < 500) {
 8001cbc:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cc0:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001d68 <mic_process+0x164>
 8001cc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ccc:	d503      	bpl.n	8001cd6 <mic_process+0xd2>
        good_buffer[0] = -25.0f; // Sentinel value to indicate skipping
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	4a26      	ldr	r2, [pc, #152]	@ (8001d6c <mic_process+0x168>)
 8001cd2:	601a      	str	r2, [r3, #0]
        return;
 8001cd4:	e040      	b.n	8001d58 <mic_process+0x154>
    }
    //lowpass
    prev_output = 0.0f;
 8001cd6:	f04f 0300 	mov.w	r3, #0
 8001cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (int i = 0; i < good_buffer_length; i++) {
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ce0:	e031      	b.n	8001d46 <mic_process+0x142>
    	float current_input = good_buffer[i];
 8001ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	4413      	add	r3, r2
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	61fb      	str	r3, [r7, #28]
    	float current_output = alphinv * current_input + (1 - alphinv) * prev_output;
 8001cee:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001cf2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001cfe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d02:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d06:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d12:	edc7 7a06 	vstr	s15, [r7, #24]

        // Store the filtered output
        good_buffer[i] = (float)limit_val(current_output) / clip;
 8001d16:	ed97 0a06 	vldr	s0, [r7, #24]
 8001d1a:	f7ff ff39 	bl	8001b90 <limit_val>
 8001d1e:	eef0 6a40 	vmov.f32	s13, s0
 8001d22:	4b13      	ldr	r3, [pc, #76]	@ (8001d70 <mic_process+0x16c>)
 8001d24:	ed93 7a00 	vldr	s14, [r3]
 8001d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	68ba      	ldr	r2, [r7, #8]
 8001d2e:	4413      	add	r3, r2
 8001d30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d34:	edc3 7a00 	vstr	s15, [r3]
    	//good_buffer[i] = current_output;
        // Update previous input and output for the next iteration
        prev_input = current_input;
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
        prev_output = current_output;
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (int i = 0; i < good_buffer_length; i++) {
 8001d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d42:	3301      	adds	r3, #1
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dbc9      	blt.n	8001ce2 <mic_process+0xde>

    }

    //kalman
    kalmanFilter(good_buffer, good_buffer, good_buffer_length);
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	68b9      	ldr	r1, [r7, #8]
 8001d52:	68b8      	ldr	r0, [r7, #8]
 8001d54:	f7ff fb24 	bl	80013a0 <kalmanFilter>

}
 8001d58:	3740      	adds	r7, #64	@ 0x40
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	3bd5124e 	.word	0x3bd5124e
 8001d64:	3e5475e6 	.word	0x3e5475e6
 8001d68:	43fa0000 	.word	0x43fa0000
 8001d6c:	c1c80000 	.word	0xc1c80000
 8001d70:	20006004 	.word	0x20006004

08001d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <HAL_MspInit+0x44>)
 8001d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8001db8 <HAL_MspInit+0x44>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d86:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <HAL_MspInit+0x44>)
 8001d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <HAL_MspInit+0x44>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	4a08      	ldr	r2, [pc, #32]	@ (8001db8 <HAL_MspInit+0x44>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_MspInit+0x44>)
 8001da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40021000 	.word	0x40021000

08001dbc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	@ 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001e88 <HAL_DAC_MspInit+0xcc>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d150      	bne.n	8001e80 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001dde:	4b2b      	ldr	r3, [pc, #172]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de2:	4a2a      	ldr	r2, [pc, #168]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001de4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001de8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dea:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df6:	4b25      	ldr	r3, [pc, #148]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfa:	4a24      	ldr	r2, [pc, #144]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e02:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <HAL_DAC_MspInit+0xd0>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e0e:	2310      	movs	r3, #16
 8001e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e12:	2303      	movs	r3, #3
 8001e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e24:	f002 f8aa 	bl	8003f7c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001e28:	4b19      	ldr	r3, [pc, #100]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8001e94 <HAL_DAC_MspInit+0xd8>)
 8001e2c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001e2e:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e30:	2206      	movs	r2, #6
 8001e32:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e34:	4b16      	ldr	r3, [pc, #88]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e36:	2210      	movs	r2, #16
 8001e38:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001e40:	4b13      	ldr	r3, [pc, #76]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e42:	2280      	movs	r2, #128	@ 0x80
 8001e44:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e4c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e4e:	4b10      	ldr	r3, [pc, #64]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e54:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001e56:	4b0e      	ldr	r3, [pc, #56]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e58:	2220      	movs	r2, #32
 8001e5a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e5e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001e64:	480a      	ldr	r0, [pc, #40]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e66:	f001 fdbb 	bl	80039e0 <HAL_DMA_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8001e70:	f7ff fe88 	bl	8001b84 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a06      	ldr	r2, [pc, #24]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e78:	609a      	str	r2, [r3, #8]
 8001e7a:	4a05      	ldr	r2, [pc, #20]	@ (8001e90 <HAL_DAC_MspInit+0xd4>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001e80:	bf00      	nop
 8001e82:	3728      	adds	r7, #40	@ 0x28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40007400 	.word	0x40007400
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	2000620c 	.word	0x2000620c
 8001e94:	40020008 	.word	0x40020008

08001e98 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b0ae      	sub	sp, #184	@ 0xb8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	2294      	movs	r2, #148	@ 0x94
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f006 f832 	bl	8007f22 <memset>
  if(DFSDM1_Init == 0)
 8001ebe:	4b53      	ldr	r3, [pc, #332]	@ (800200c <HAL_DFSDM_FilterMspInit+0x174>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d166      	bne.n	8001f94 <HAL_DFSDM_FilterMspInit+0xfc>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1AUDIO|RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_DFSDM1;
 8001ec6:	4b52      	ldr	r3, [pc, #328]	@ (8002010 <HAL_DFSDM_FilterMspInit+0x178>)
 8001ec8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 8001eca:	2320      	movs	r3, #32
 8001ecc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8001eda:	2301      	movs	r3, #1
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2M = 5;
 8001ede:	2305      	movs	r3, #5
 8001ee0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2N = 48;
 8001ee2:	2330      	movs	r3, #48	@ 0x30
 8001ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV5;
 8001ee6:	2305      	movs	r3, #5
 8001ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8001eea:	2302      	movs	r3, #2
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8001ef2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	4618      	mov	r0, r3
 8001efe:	f003 f99b 	bl	8005238 <HAL_RCCEx_PeriphCLKConfig>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <HAL_DFSDM_FilterMspInit+0x74>
    {
      Error_Handler();
 8001f08:	f7ff fe3c 	bl	8001b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001f0c:	4b41      	ldr	r3, [pc, #260]	@ (8002014 <HAL_DFSDM_FilterMspInit+0x17c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	4a40      	ldr	r2, [pc, #256]	@ (8002014 <HAL_DFSDM_FilterMspInit+0x17c>)
 8001f14:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001f16:	4b3f      	ldr	r3, [pc, #252]	@ (8002014 <HAL_DFSDM_FilterMspInit+0x17c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d10b      	bne.n	8001f36 <HAL_DFSDM_FilterMspInit+0x9e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f22:	4a3d      	ldr	r2, [pc, #244]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f36:	4b38      	ldr	r3, [pc, #224]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	4a37      	ldr	r2, [pc, #220]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f3c:	f043 0310 	orr.w	r3, r3, #16
 8001f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f42:	4b35      	ldr	r3, [pc, #212]	@ (8002018 <HAL_DFSDM_FilterMspInit+0x180>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001f4e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f56:	2302      	movs	r3, #2
 8001f58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001f68:	2306      	movs	r3, #6
 8001f6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f6e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f72:	4619      	mov	r1, r3
 8001f74:	4829      	ldr	r0, [pc, #164]	@ (800201c <HAL_DFSDM_FilterMspInit+0x184>)
 8001f76:	f002 f801 	bl	8003f7c <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT2_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	203f      	movs	r0, #63	@ 0x3f
 8001f80:	f000 fc31 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT2_IRQn);
 8001f84:	203f      	movs	r0, #63	@ 0x3f
 8001f86:	f000 fc4a 	bl	800281e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001f8a:	4b20      	ldr	r3, [pc, #128]	@ (800200c <HAL_DFSDM_FilterMspInit+0x174>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	4a1e      	ldr	r2, [pc, #120]	@ (800200c <HAL_DFSDM_FilterMspInit+0x174>)
 8001f92:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT2 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter2){
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a21      	ldr	r2, [pc, #132]	@ (8002020 <HAL_DFSDM_FilterMspInit+0x188>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d131      	bne.n	8002002 <HAL_DFSDM_FilterMspInit+0x16a>
    hdma_dfsdm1_flt2.Instance = DMA1_Channel3;
 8001f9e:	4b21      	ldr	r3, [pc, #132]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fa0:	4a21      	ldr	r2, [pc, #132]	@ (8002028 <HAL_DFSDM_FilterMspInit+0x190>)
 8001fa2:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt2.Init.Request = DMA_REQUEST_DFSDM1_FLT2;
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fa6:	2258      	movs	r2, #88	@ 0x58
 8001fa8:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001faa:	4b1e      	ldr	r3, [pc, #120]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt2.Init.MemInc = DMA_MINC_ENABLE;
 8001fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fb8:	2280      	movs	r2, #128	@ 0x80
 8001fba:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc2:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001fc4:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001fca:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt2.Init.Mode = DMA_NORMAL;
 8001fcc:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt2.Init.Priority = DMA_PRIORITY_HIGH;
 8001fd2:	4b14      	ldr	r3, [pc, #80]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fd8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt2) != HAL_OK)
 8001fda:	4812      	ldr	r0, [pc, #72]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fdc:	f001 fd00 	bl	80039e0 <HAL_DMA_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_DFSDM_FilterMspInit+0x152>
    {
      Error_Handler();
 8001fe6:	f7ff fdcd 	bl	8001b84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt2);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fee:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt2);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001ffa:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ffc:	4a09      	ldr	r2, [pc, #36]	@ (8002024 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8002002:	bf00      	nop
 8002004:	37b8      	adds	r7, #184	@ 0xb8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	2000a850 	.word	0x2000a850
 8002010:	00210800 	.word	0x00210800
 8002014:	2000a84c 	.word	0x2000a84c
 8002018:	40021000 	.word	0x40021000
 800201c:	48001000 	.word	0x48001000
 8002020:	40016200 	.word	0x40016200
 8002024:	200062f8 	.word	0x200062f8
 8002028:	40020030 	.word	0x40020030

0800202c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b0ae      	sub	sp, #184	@ 0xb8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002044:	f107 0310 	add.w	r3, r7, #16
 8002048:	2294      	movs	r2, #148	@ 0x94
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f005 ff68 	bl	8007f22 <memset>
  if(DFSDM1_Init == 0)
 8002052:	4b33      	ldr	r3, [pc, #204]	@ (8002120 <HAL_DFSDM_ChannelMspInit+0xf4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d15e      	bne.n	8002118 <HAL_DFSDM_ChannelMspInit+0xec>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1AUDIO|RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_DFSDM1;
 800205a:	4b32      	ldr	r3, [pc, #200]	@ (8002124 <HAL_DFSDM_ChannelMspInit+0xf8>)
 800205c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 800205e:	2320      	movs	r3, #32
 8002060:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002062:	2300      	movs	r3, #0
 8002064:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 8002068:	2300      	movs	r3, #0
 800206a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 800206e:	2301      	movs	r3, #1
 8002070:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2M = 5;
 8002072:	2305      	movs	r3, #5
 8002074:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2N = 48;
 8002076:	2330      	movs	r3, #48	@ 0x30
 8002078:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV5;
 800207a:	2305      	movs	r3, #5
 800207c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 800207e:	2302      	movs	r3, #2
 8002080:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 8002082:	2302      	movs	r3, #2
 8002084:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8002086:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800208a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800208c:	f107 0310 	add.w	r3, r7, #16
 8002090:	4618      	mov	r0, r3
 8002092:	f003 f8d1 	bl	8005238 <HAL_RCCEx_PeriphCLKConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_DFSDM_ChannelMspInit+0x74>
    {
      Error_Handler();
 800209c:	f7ff fd72 	bl	8001b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80020a0:	4b21      	ldr	r3, [pc, #132]	@ (8002128 <HAL_DFSDM_ChannelMspInit+0xfc>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3301      	adds	r3, #1
 80020a6:	4a20      	ldr	r2, [pc, #128]	@ (8002128 <HAL_DFSDM_ChannelMspInit+0xfc>)
 80020a8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80020aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <HAL_DFSDM_ChannelMspInit+0xfc>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d10b      	bne.n	80020ca <HAL_DFSDM_ChannelMspInit+0x9e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80020b2:	4b1e      	ldr	r3, [pc, #120]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b6:	4a1d      	ldr	r2, [pc, #116]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80020be:	4b1b      	ldr	r3, [pc, #108]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020d0:	f043 0310 	orr.w	r3, r3, #16
 80020d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_DFSDM_ChannelMspInit+0x100>)
 80020d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020da:	f003 0310 	and.w	r3, r3, #16
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80020e2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80020e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80020fc:	2306      	movs	r3, #6
 80020fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002102:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002106:	4619      	mov	r1, r3
 8002108:	4809      	ldr	r0, [pc, #36]	@ (8002130 <HAL_DFSDM_ChannelMspInit+0x104>)
 800210a:	f001 ff37 	bl	8003f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800210e:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <HAL_DFSDM_ChannelMspInit+0xf4>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	3301      	adds	r3, #1
 8002114:	4a02      	ldr	r2, [pc, #8]	@ (8002120 <HAL_DFSDM_ChannelMspInit+0xf4>)
 8002116:	6013      	str	r3, [r2, #0]
  }

}
 8002118:	bf00      	nop
 800211a:	37b8      	adds	r7, #184	@ 0xb8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	2000a850 	.word	0x2000a850
 8002124:	00210800 	.word	0x00210800
 8002128:	2000a84c 	.word	0x2000a84c
 800212c:	40021000 	.word	0x40021000
 8002130:	48001000 	.word	0x48001000

08002134 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002144:	d113      	bne.n	800216e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002146:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <HAL_TIM_Base_MspInit+0x44>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214a:	4a0b      	ldr	r2, [pc, #44]	@ (8002178 <HAL_TIM_Base_MspInit+0x44>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6593      	str	r3, [r2, #88]	@ 0x58
 8002152:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <HAL_TIM_Base_MspInit+0x44>)
 8002154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	201c      	movs	r0, #28
 8002164:	f000 fb3f 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002168:	201c      	movs	r0, #28
 800216a:	f000 fb58 	bl	800281e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000

0800217c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b0ae      	sub	sp, #184	@ 0xb8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002184:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002194:	f107 0310 	add.w	r3, r7, #16
 8002198:	2294      	movs	r2, #148	@ 0x94
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f005 fec0 	bl	8007f22 <memset>
  if(huart->Instance==USART1)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a21      	ldr	r2, [pc, #132]	@ (800222c <HAL_UART_MspInit+0xb0>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d13a      	bne.n	8002222 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021ac:	2301      	movs	r3, #1
 80021ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021b0:	2300      	movs	r3, #0
 80021b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021b4:	f107 0310 	add.w	r3, r7, #16
 80021b8:	4618      	mov	r0, r3
 80021ba:	f003 f83d 	bl	8005238 <HAL_RCCEx_PeriphCLKConfig>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021c4:	f7ff fcde 	bl	8001b84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021cc:	4a18      	ldr	r2, [pc, #96]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80021d4:	4b16      	ldr	r3, [pc, #88]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e0:	4b13      	ldr	r3, [pc, #76]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e4:	4a12      	ldr	r2, [pc, #72]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021e6:	f043 0302 	orr.w	r3, r3, #2
 80021ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ec:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <HAL_UART_MspInit+0xb4>)
 80021ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021f8:	23c0      	movs	r3, #192	@ 0xc0
 80021fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220a:	2303      	movs	r3, #3
 800220c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002210:	2307      	movs	r3, #7
 8002212:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002216:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800221a:	4619      	mov	r1, r3
 800221c:	4805      	ldr	r0, [pc, #20]	@ (8002234 <HAL_UART_MspInit+0xb8>)
 800221e:	f001 fead 	bl	8003f7c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002222:	bf00      	nop
 8002224:	37b8      	adds	r7, #184	@ 0xb8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40013800 	.word	0x40013800
 8002230:	40021000 	.word	0x40021000
 8002234:	48000400 	.word	0x48000400

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <NMI_Handler+0x4>

08002240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <HardFault_Handler+0x4>

08002248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <MemManage_Handler+0x4>

08002250 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <UsageFault_Handler+0x4>

08002260 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228e:	f000 f98b 	bl	80025a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800229c:	4802      	ldr	r0, [pc, #8]	@ (80022a8 <DMA1_Channel1_IRQHandler+0x10>)
 800229e:	f001 fd1e 	bl	8003cde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000620c 	.word	0x2000620c

080022ac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt2);
 80022b0:	4803      	ldr	r0, [pc, #12]	@ (80022c0 <DMA1_Channel3_IRQHandler+0x14>)
 80022b2:	f001 fd14 	bl	8003cde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  myDMA_XferCpltCallback(&hdma_dfsdm1_flt2);
 80022b6:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA1_Channel3_IRQHandler+0x14>)
 80022b8:	f7ff f982 	bl	80015c0 <myDMA_XferCpltCallback>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200062f8 	.word	0x200062f8

080022c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <TIM2_IRQHandler+0x10>)
 80022ca:	f003 fd95 	bl	8005df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20006358 	.word	0x20006358

080022d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80022dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022e0:	f001 fff6 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <DFSDM1_FLT2_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter2 global interrupt.
  */
void DFSDM1_FLT2_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT2_IRQn 0 */

  /* USER CODE END DFSDM1_FLT2_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter2);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <DFSDM1_FLT2_IRQHandler+0x10>)
 80022ee:	f001 f8c1 	bl	8003474 <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT2_IRQn 1 */

  /* USER CODE END DFSDM1_FLT2_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000626c 	.word	0x2000626c

080022fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return 1;
 8002300:	2301      	movs	r3, #1
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_kill>:

int _kill(int pid, int sig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002316:	f005 fe57 	bl	8007fc8 <__errno>
 800231a:	4603      	mov	r3, r0
 800231c:	2216      	movs	r2, #22
 800231e:	601a      	str	r2, [r3, #0]
  return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_exit>:

void _exit (int status)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffe7 	bl	800230c <_kill>
  while (1) {}    /* Make sure we hang here */
 800233e:	bf00      	nop
 8002340:	e7fd      	b.n	800233e <_exit+0x12>

08002342 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	e00a      	b.n	800236a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002354:	f3af 8000 	nop.w
 8002358:	4601      	mov	r1, r0
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	60ba      	str	r2, [r7, #8]
 8002360:	b2ca      	uxtb	r2, r1
 8002362:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	3301      	adds	r3, #1
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	429a      	cmp	r2, r3
 8002370:	dbf0      	blt.n	8002354 <_read+0x12>
  }

  return len;
 8002372:	687b      	ldr	r3, [r7, #4]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	e009      	b.n	80023a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	1c5a      	adds	r2, r3, #1
 8002392:	60ba      	str	r2, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	3301      	adds	r3, #1
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	dbf1      	blt.n	800238e <_write+0x12>
  }
  return len;
 80023aa:	687b      	ldr	r3, [r7, #4]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3718      	adds	r7, #24
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <_close>:

int _close(int file)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023dc:	605a      	str	r2, [r3, #4]
  return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_isatty>:

int _isatty(int file)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023f4:	2301      	movs	r3, #1
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002402:	b480      	push	{r7}
 8002404:	b085      	sub	sp, #20
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	@ (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	@ (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	@ (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f005 fdbc 	bl	8007fc8 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	@ (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	200a0000 	.word	0x200a0000
 800247c:	00000400 	.word	0x00000400
 8002480:	2000a854 	.word	0x2000a854
 8002484:	2000a9d0 	.word	0x2000a9d0

08002488 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024b0:	f7ff ffea 	bl	8002488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b4:	480c      	ldr	r0, [pc, #48]	@ (80024e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80024b6:	490d      	ldr	r1, [pc, #52]	@ (80024ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80024b8:	4a0d      	ldr	r2, [pc, #52]	@ (80024f0 <LoopForever+0xe>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024bc:	e002      	b.n	80024c4 <LoopCopyDataInit>

080024be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c2:	3304      	adds	r3, #4

080024c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c8:	d3f9      	bcc.n	80024be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ca:	4a0a      	ldr	r2, [pc, #40]	@ (80024f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024cc:	4c0a      	ldr	r4, [pc, #40]	@ (80024f8 <LoopForever+0x16>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d0:	e001      	b.n	80024d6 <LoopFillZerobss>

080024d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d4:	3204      	adds	r2, #4

080024d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d8:	d3fb      	bcc.n	80024d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024da:	f005 fd7b 	bl	8007fd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024de:	f7ff f885 	bl	80015ec <main>

080024e2 <LoopForever>:

LoopForever:
    b LoopForever
 80024e2:	e7fe      	b.n	80024e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024e4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80024e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ec:	200061dc 	.word	0x200061dc
  ldr r2, =_sidata
 80024f0:	0800a5c8 	.word	0x0800a5c8
  ldr r2, =_sbss
 80024f4:	200061dc 	.word	0x200061dc
  ldr r4, =_ebss
 80024f8:	2000a9cc 	.word	0x2000a9cc

080024fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC1_IRQHandler>

080024fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002508:	2003      	movs	r0, #3
 800250a:	f000 f961 	bl	80027d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800250e:	2000      	movs	r0, #0
 8002510:	f000 f80e 	bl	8002530 <HAL_InitTick>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	e001      	b.n	8002524 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002520:	f7ff fc28 	bl	8001d74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002524:	79fb      	ldrb	r3, [r7, #7]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800253c:	4b17      	ldr	r3, [pc, #92]	@ (800259c <HAL_InitTick+0x6c>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d023      	beq.n	800258c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002544:	4b16      	ldr	r3, [pc, #88]	@ (80025a0 <HAL_InitTick+0x70>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b14      	ldr	r3, [pc, #80]	@ (800259c <HAL_InitTick+0x6c>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	4619      	mov	r1, r3
 800254e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002552:	fbb3 f3f1 	udiv	r3, r3, r1
 8002556:	fbb2 f3f3 	udiv	r3, r2, r3
 800255a:	4618      	mov	r0, r3
 800255c:	f000 f96d 	bl	800283a <HAL_SYSTICK_Config>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10f      	bne.n	8002586 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b0f      	cmp	r3, #15
 800256a:	d809      	bhi.n	8002580 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800256c:	2200      	movs	r2, #0
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	f04f 30ff 	mov.w	r0, #4294967295
 8002574:	f000 f937 	bl	80027e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002578:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <HAL_InitTick+0x74>)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	e007      	b.n	8002590 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	73fb      	strb	r3, [r7, #15]
 8002584:	e004      	b.n	8002590 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
 800258a:	e001      	b.n	8002590 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002590:	7bfb      	ldrb	r3, [r7, #15]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20006010 	.word	0x20006010
 80025a0:	20006008 	.word	0x20006008
 80025a4:	2000600c 	.word	0x2000600c

080025a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <HAL_IncTick+0x20>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_IncTick+0x24>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_IncTick+0x24>)
 80025ba:	6013      	str	r3, [r2, #0]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20006010 	.word	0x20006010
 80025cc:	2000a858 	.word	0x2000a858

080025d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return uwTick;
 80025d4:	4b03      	ldr	r3, [pc, #12]	@ (80025e4 <HAL_GetTick+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	2000a858 	.word	0x2000a858

080025e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f0:	f7ff ffee 	bl	80025d0 <HAL_GetTick>
 80025f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002600:	d005      	beq.n	800260e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002602:	4b0a      	ldr	r3, [pc, #40]	@ (800262c <HAL_Delay+0x44>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4413      	add	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800260e:	bf00      	nop
 8002610:	f7ff ffde 	bl	80025d0 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	429a      	cmp	r2, r3
 800261e:	d8f7      	bhi.n	8002610 <HAL_Delay+0x28>
  {
  }
}
 8002620:	bf00      	nop
 8002622:	bf00      	nop
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20006010 	.word	0x20006010

08002630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002640:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <__NVIC_SetPriorityGrouping+0x44>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800264c:	4013      	ands	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002658:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800265c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002662:	4a04      	ldr	r2, [pc, #16]	@ (8002674 <__NVIC_SetPriorityGrouping+0x44>)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	60d3      	str	r3, [r2, #12]
}
 8002668:	bf00      	nop
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800267c:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <__NVIC_GetPriorityGrouping+0x18>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	f003 0307 	and.w	r3, r3, #7
}
 8002686:	4618      	mov	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	db0b      	blt.n	80026be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	f003 021f 	and.w	r2, r3, #31
 80026ac:	4907      	ldr	r1, [pc, #28]	@ (80026cc <__NVIC_EnableIRQ+0x38>)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	2001      	movs	r0, #1
 80026b6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000e100 	.word	0xe000e100

080026d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	db0a      	blt.n	80026fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	490c      	ldr	r1, [pc, #48]	@ (800271c <__NVIC_SetPriority+0x4c>)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	0112      	lsls	r2, r2, #4
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	440b      	add	r3, r1
 80026f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f8:	e00a      	b.n	8002710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	4908      	ldr	r1, [pc, #32]	@ (8002720 <__NVIC_SetPriority+0x50>)
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	3b04      	subs	r3, #4
 8002708:	0112      	lsls	r2, r2, #4
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	440b      	add	r3, r1
 800270e:	761a      	strb	r2, [r3, #24]
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000e100 	.word	0xe000e100
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	@ 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f1c3 0307 	rsb	r3, r3, #7
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf28      	it	cs
 8002742:	2304      	movcs	r3, #4
 8002744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3304      	adds	r3, #4
 800274a:	2b06      	cmp	r3, #6
 800274c:	d902      	bls.n	8002754 <NVIC_EncodePriority+0x30>
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3b03      	subs	r3, #3
 8002752:	e000      	b.n	8002756 <NVIC_EncodePriority+0x32>
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	f04f 32ff 	mov.w	r2, #4294967295
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43da      	mvns	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	401a      	ands	r2, r3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800276c:	f04f 31ff 	mov.w	r1, #4294967295
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	fa01 f303 	lsl.w	r3, r1, r3
 8002776:	43d9      	mvns	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	4313      	orrs	r3, r2
         );
}
 800277e:	4618      	mov	r0, r3
 8002780:	3724      	adds	r7, #36	@ 0x24
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800279c:	d301      	bcc.n	80027a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800279e:	2301      	movs	r3, #1
 80027a0:	e00f      	b.n	80027c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027a2:	4a0a      	ldr	r2, [pc, #40]	@ (80027cc <SysTick_Config+0x40>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027aa:	210f      	movs	r1, #15
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	f7ff ff8e 	bl	80026d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b4:	4b05      	ldr	r3, [pc, #20]	@ (80027cc <SysTick_Config+0x40>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ba:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <SysTick_Config+0x40>)
 80027bc:	2207      	movs	r2, #7
 80027be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	e000e010 	.word	0xe000e010

080027d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ff29 	bl	8002630 <__NVIC_SetPriorityGrouping>
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b086      	sub	sp, #24
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	4603      	mov	r3, r0
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027f8:	f7ff ff3e 	bl	8002678 <__NVIC_GetPriorityGrouping>
 80027fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	6978      	ldr	r0, [r7, #20]
 8002804:	f7ff ff8e 	bl	8002724 <NVIC_EncodePriority>
 8002808:	4602      	mov	r2, r0
 800280a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280e:	4611      	mov	r1, r2
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff ff5d 	bl	80026d0 <__NVIC_SetPriority>
}
 8002816:	bf00      	nop
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
 8002824:	4603      	mov	r3, r0
 8002826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff31 	bl	8002694 <__NVIC_EnableIRQ>
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff ffa2 	bl	800278c <SysTick_Config>
 8002848:	4603      	mov	r3, r0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e014      	b.n	800288e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	791b      	ldrb	r3, [r3, #4]
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff faa1 	bl	8001dbc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2202      	movs	r2, #2
 800287e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	795b      	ldrb	r3, [r3, #5]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_DAC_Start+0x16>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e040      	b.n	800292e <HAL_DAC_Start+0x98>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6819      	ldr	r1, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2201      	movs	r2, #1
 80028c6:	409a      	lsls	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10f      	bne.n	80028f6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d11d      	bne.n	8002920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	605a      	str	r2, [r3, #4]
 80028f4:	e014      	b.n	8002920 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	f003 0310 	and.w	r3, r3, #16
 8002906:	2102      	movs	r1, #2
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	429a      	cmp	r2, r3
 800290e:	d107      	bne.n	8002920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0202 	orr.w	r2, r2, #2
 800291e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
	...

0800293c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
 8002948:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	795b      	ldrb	r3, [r3, #5]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_DAC_Start_DMA+0x1e>
 8002956:	2302      	movs	r3, #2
 8002958:	e0ab      	b.n	8002ab2 <HAL_DAC_Start_DMA+0x176>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2201      	movs	r2, #1
 800295e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2202      	movs	r2, #2
 8002964:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d12f      	bne.n	80029cc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	4a52      	ldr	r2, [pc, #328]	@ (8002abc <HAL_DAC_Start_DMA+0x180>)
 8002972:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	4a51      	ldr	r2, [pc, #324]	@ (8002ac0 <HAL_DAC_Start_DMA+0x184>)
 800297a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4a50      	ldr	r2, [pc, #320]	@ (8002ac4 <HAL_DAC_Start_DMA+0x188>)
 8002982:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002992:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	2b08      	cmp	r3, #8
 8002998:	d013      	beq.n	80029c2 <HAL_DAC_Start_DMA+0x86>
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	2b08      	cmp	r3, #8
 800299e:	d845      	bhi.n	8002a2c <HAL_DAC_Start_DMA+0xf0>
 80029a0:	6a3b      	ldr	r3, [r7, #32]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_DAC_Start_DMA+0x72>
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d005      	beq.n	80029b8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80029ac:	e03e      	b.n	8002a2c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	3308      	adds	r3, #8
 80029b4:	613b      	str	r3, [r7, #16]
        break;
 80029b6:	e03c      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	330c      	adds	r3, #12
 80029be:	613b      	str	r3, [r7, #16]
        break;
 80029c0:	e037      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3310      	adds	r3, #16
 80029c8:	613b      	str	r3, [r7, #16]
        break;
 80029ca:	e032      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	4a3d      	ldr	r2, [pc, #244]	@ (8002ac8 <HAL_DAC_Start_DMA+0x18c>)
 80029d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a3c      	ldr	r2, [pc, #240]	@ (8002acc <HAL_DAC_Start_DMA+0x190>)
 80029da:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ad0 <HAL_DAC_Start_DMA+0x194>)
 80029e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80029f2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	2b08      	cmp	r3, #8
 80029f8:	d013      	beq.n	8002a22 <HAL_DAC_Start_DMA+0xe6>
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d817      	bhi.n	8002a30 <HAL_DAC_Start_DMA+0xf4>
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_DAC_Start_DMA+0xd2>
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d005      	beq.n	8002a18 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002a0c:	e010      	b.n	8002a30 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	3314      	adds	r3, #20
 8002a14:	613b      	str	r3, [r7, #16]
        break;
 8002a16:	e00c      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3318      	adds	r3, #24
 8002a1e:	613b      	str	r3, [r7, #16]
        break;
 8002a20:	e007      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	331c      	adds	r3, #28
 8002a28:	613b      	str	r3, [r7, #16]
        break;
 8002a2a:	e002      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002a2c:	bf00      	nop
 8002a2e:	e000      	b.n	8002a32 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002a30:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d111      	bne.n	8002a5c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6898      	ldr	r0, [r3, #8]
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	f001 f86d 	bl	8003b30 <HAL_DMA_Start_IT>
 8002a56:	4603      	mov	r3, r0
 8002a58:	75fb      	strb	r3, [r7, #23]
 8002a5a:	e010      	b.n	8002a7e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002a6a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	68d8      	ldr	r0, [r3, #12]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	f001 f85b 	bl	8003b30 <HAL_DMA_Start_IT>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002a84:	7dfb      	ldrb	r3, [r7, #23]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10c      	bne.n	8002aa4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6819      	ldr	r1, [r3, #0]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2201      	movs	r2, #1
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e005      	b.n	8002ab0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	f043 0204 	orr.w	r2, r3, #4
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	08002e35 	.word	0x08002e35
 8002ac0:	08002e57 	.word	0x08002e57
 8002ac4:	08002e73 	.word	0x08002e73
 8002ac8:	08002edd 	.word	0x08002edd
 8002acc:	08002eff 	.word	0x08002eff
 8002ad0:	08002f1b 	.word	0x08002f1b

08002ad4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	6819      	ldr	r1, [r3, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43da      	mvns	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	400a      	ands	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6819      	ldr	r1, [r3, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2201      	movs	r2, #1
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43da      	mvns	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10d      	bne.n	8002b3a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f001 f87f 	bl	8003c26 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	e00c      	b.n	8002b54 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f001 f871 	bl	8003c26 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002b52:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
	...

08002b9c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	795b      	ldrb	r3, [r3, #5]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_DAC_ConfigChannel+0x1c>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e137      	b.n	8002e28 <HAL_DAC_ConfigChannel+0x28c>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	f040 8081 	bne.w	8002cd0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002bce:	f7ff fcff 	bl	80025d0 <HAL_GetTick>
 8002bd2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d140      	bne.n	8002c5c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bda:	e018      	b.n	8002c0e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002bdc:	f7ff fcf8 	bl	80025d0 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d911      	bls.n	8002c0e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00a      	beq.n	8002c0e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	f043 0208 	orr.w	r2, r3, #8
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2203      	movs	r2, #3
 8002c08:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e10c      	b.n	8002e28 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1df      	bne.n	8002bdc <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f7ff fce3 	bl	80025e8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	69d2      	ldr	r2, [r2, #28]
 8002c2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c2c:	e023      	b.n	8002c76 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c2e:	f7ff fccf 	bl	80025d0 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d90f      	bls.n	8002c5c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	da0a      	bge.n	8002c5c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f043 0208 	orr.w	r2, r3, #8
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2203      	movs	r2, #3
 8002c56:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e0e5      	b.n	8002e28 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	dbe3      	blt.n	8002c2e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002c66:	2001      	movs	r0, #1
 8002c68:	f7ff fcbe 	bl	80025e8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	69d2      	ldr	r2, [r2, #28]
 8002c74:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	ea02 0103 	and.w	r1, r2, r3
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	6a1a      	ldr	r2, [r3, #32]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	21ff      	movs	r1, #255	@ 0xff
 8002cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	ea02 0103 	and.w	r1, r2, r3
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d11d      	bne.n	8002d14 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cde:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	221f      	movs	r2, #31
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69fa      	ldr	r2, [r7, #28]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	69fa      	ldr	r2, [r7, #28]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	69fa      	ldr	r2, [r7, #28]
 8002d12:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f003 0310 	and.w	r3, r3, #16
 8002d22:	2207      	movs	r2, #7
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f003 0310 	and.w	r3, r3, #16
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69fa      	ldr	r2, [r7, #28]
 8002d5a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6819      	ldr	r1, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	43da      	mvns	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	400a      	ands	r2, r1
 8002d78:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f003 0310 	and.w	r3, r3, #16
 8002d88:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69fa      	ldr	r2, [r7, #28]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
 8002daa:	69fa      	ldr	r2, [r7, #28]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002db8:	d104      	bne.n	8002dc4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dc0:	61fb      	str	r3, [r7, #28]
 8002dc2:	e018      	b.n	8002df6 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d104      	bne.n	8002dd6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002dd2:	61fb      	str	r3, [r7, #28]
 8002dd4:	e00f      	b.n	8002df6 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002dd6:	f002 f937 	bl	8005048 <HAL_RCC_GetHCLKFreq>
 8002dda:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4a14      	ldr	r2, [pc, #80]	@ (8002e30 <HAL_DAC_ConfigChannel+0x294>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d904      	bls.n	8002dee <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dea:	61fb      	str	r3, [r7, #28]
 8002dec:	e003      	b.n	8002df6 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002df4:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	69fa      	ldr	r2, [r7, #28]
 8002dfc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6819      	ldr	r1, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f003 0310 	and.w	r3, r3, #16
 8002e0a:	22c0      	movs	r2, #192	@ 0xc0
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43da      	mvns	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	400a      	ands	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	04c4b400 	.word	0x04c4b400

08002e34 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e40:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7ff fe8b 	bl	8002b5e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	711a      	strb	r2, [r3, #4]
}
 8002e4e:	bf00      	nop
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b084      	sub	sp, #16
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e62:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f7ff fe84 	bl	8002b72 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e6a:	bf00      	nop
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b084      	sub	sp, #16
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	f043 0204 	orr.w	r2, r3, #4
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f7ff fe7a 	bl	8002b86 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	711a      	strb	r2, [r3, #4]
}
 8002e98:	bf00      	nop
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f7ff ffd8 	bl	8002ea0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	711a      	strb	r2, [r3, #4]
}
 8002ef6:	bf00      	nop
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f7ff ffd1 	bl	8002eb4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	f043 0204 	orr.w	r2, r3, #4
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f7ff ffc7 	bl	8002ec8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	711a      	strb	r2, [r3, #4]
}
 8002f40:	bf00      	nop
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e0ac      	b.n	80030b4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f000 fc4e 	bl	8003800 <DFSDM_GetChannelFromInstance>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4a55      	ldr	r2, [pc, #340]	@ (80030bc <HAL_DFSDM_ChannelInit+0x174>)
 8002f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e09f      	b.n	80030b4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff f859 	bl	800202c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002f7a:	4b51      	ldr	r3, [pc, #324]	@ (80030c0 <HAL_DFSDM_ChannelInit+0x178>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	4a4f      	ldr	r2, [pc, #316]	@ (80030c0 <HAL_DFSDM_ChannelInit+0x178>)
 8002f82:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002f84:	4b4e      	ldr	r3, [pc, #312]	@ (80030c0 <HAL_DFSDM_ChannelInit+0x178>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d125      	bne.n	8002fd8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002f8c:	4b4d      	ldr	r3, [pc, #308]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a4c      	ldr	r2, [pc, #304]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f96:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002f98:	4b4a      	ldr	r3, [pc, #296]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4948      	ldr	r1, [pc, #288]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002fa6:	4b47      	ldr	r3, [pc, #284]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a46      	ldr	r2, [pc, #280]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fac:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002fb0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	791b      	ldrb	r3, [r3, #4]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d108      	bne.n	8002fcc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002fba:	4b42      	ldr	r3, [pc, #264]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	041b      	lsls	r3, r3, #16
 8002fc6:	493f      	ldr	r1, [pc, #252]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002fcc:	4b3d      	ldr	r3, [pc, #244]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80030c4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002fd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002fd6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8002fe6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6819      	ldr	r1, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002ff6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002ffc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 020f 	bic.w	r2, r2, #15
 8003014:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6819      	ldr	r1, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800303c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6899      	ldr	r1, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f002 0207 	and.w	r2, r2, #7
 8003068:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6859      	ldr	r1, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003074:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800307c:	431a      	orrs	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003094:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fbac 	bl	8003800 <DFSDM_GetChannelFromInstance>
 80030a8:	4602      	mov	r2, r0
 80030aa:	4904      	ldr	r1, [pc, #16]	@ (80030bc <HAL_DFSDM_ChannelInit+0x174>)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	2000a860 	.word	0x2000a860
 80030c0:	2000a85c 	.word	0x2000a85c
 80030c4:	40016000 	.word	0x40016000

080030c8 <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e0ca      	b.n	8003298 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a66      	ldr	r2, [pc, #408]	@ (80032a0 <HAL_DFSDM_FilterInit+0x1b0>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d109      	bne.n	8003120 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003110:	2b01      	cmp	r3, #1
 8003112:	d003      	beq.n	800311c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e0bb      	b.n	8003298 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7fe fead 	bl	8001e98 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800314c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	7a1b      	ldrb	r3, [r3, #8]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d108      	bne.n	8003168 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	e007      	b.n	8003178 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003176:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7a5b      	ldrb	r3, [r3, #9]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d108      	bne.n	8003192 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	e007      	b.n	80031a2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80031a0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80031b0:	f023 0308 	bic.w	r3, r3, #8
 80031b4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d108      	bne.n	80031d0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6819      	ldr	r1, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	695a      	ldr	r2, [r3, #20]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	7c1b      	ldrb	r3, [r3, #16]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d108      	bne.n	80031ea <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0210 	orr.w	r2, r2, #16
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	e007      	b.n	80031fa <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0210 	bic.w	r2, r2, #16
 80031f8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7c5b      	ldrb	r3, [r3, #17]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d108      	bne.n	8003214 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f042 0220 	orr.w	r2, r2, #32
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	e007      	b.n	8003224 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0220 	bic.w	r2, r2, #32
 8003222:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8003232:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8003236:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6959      	ldr	r1, [r3, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	3b01      	subs	r3, #1
 8003248:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800324a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003252:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68da      	ldr	r2, [r3, #12]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699a      	ldr	r2, [r3, #24]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7c1a      	ldrb	r2, [r3, #16]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40016100 	.word	0x40016100

080032a4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d02e      	beq.n	800331c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80032c4:	2bff      	cmp	r3, #255	@ 0xff
 80032c6:	d029      	beq.n	800331c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80032d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032da:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d10d      	bne.n	80032fe <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80032f0:	431a      	orrs	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	e00a      	b.n	8003314 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6819      	ldr	r1, [r3, #0]
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	021b      	lsls	r3, r3, #8
 8003308:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	631a      	str	r2, [r3, #48]	@ 0x30
 800331a:	e001      	b.n	8003320 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003320:	7dfb      	ldrb	r3, [r7, #23]
}
 8003322:	4618      	mov	r0, r3
 8003324:	371c      	adds	r7, #28
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
	...

08003330 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d102      	bne.n	8003352 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	75fb      	strb	r3, [r7, #23]
 8003350:	e064      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800335c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003360:	d002      	beq.n	8003368 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	75fb      	strb	r3, [r7, #23]
 8003366:	e059      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10e      	bne.n	800338e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10a      	bne.n	800338e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800337e:	2b00      	cmp	r3, #0
 8003380:	d105      	bne.n	800338e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d002      	beq.n	800338e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	75fb      	strb	r3, [r7, #23]
 800338c:	e046      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10b      	bne.n	80033ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800339a:	2b00      	cmp	r3, #0
 800339c:	d107      	bne.n	80033ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a2:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	d102      	bne.n	80033ae <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	75fb      	strb	r3, [r7, #23]
 80033ac:	e036      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d004      	beq.n	80033c2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d12a      	bne.n	8003418 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c6:	4a18      	ldr	r2, [pc, #96]	@ (8003428 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80033c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ce:	4a17      	ldr	r2, [pc, #92]	@ (800342c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d101      	bne.n	80033e0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80033dc:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80033de:	e000      	b.n	80033e2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80033e0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	331c      	adds	r3, #28
 80033f2:	4619      	mov	r1, r3
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f000 fb9a 	bl	8003b30 <HAL_DMA_Start_IT>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d006      	beq.n	8003410 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	22ff      	movs	r2, #255	@ 0xff
 8003406:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800340e:	e005      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f000 fa41 	bl	8003898 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003416:	e001      	b.n	800341c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800341c:	7dfb      	ldrb	r3, [r7, #23]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	080037c1 	.word	0x080037c1
 800342c:	080037dd 	.word	0x080037dd
 8003430:	080037a5 	.word	0x080037a5

08003434 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003446:	2b02      	cmp	r3, #2
 8003448:	d007      	beq.n	800345a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003450:	2b04      	cmp	r3, #4
 8003452:	d002      	beq.n	800345a <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	73fb      	strb	r3, [r7, #15]
 8003458:	e007      	b.n	800346a <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fbe1 	bl	8003c26 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 fa6d 	bl	8003944 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800346a:	7bfb      	ldrb	r3, [r7, #15]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08c      	sub	sp, #48	@ 0x30
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f003 0308 	and.w	r3, r3, #8
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00f      	beq.n	80034b6 <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2208      	movs	r2, #8
 80034a6:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 f96e 	bl	8003790 <HAL_DFSDM_FilterErrorCallback>
 80034b4:	e13a      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00f      	beq.n	80034e0 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2204      	movs	r2, #4
 80034d0:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2202      	movs	r2, #2
 80034d6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f959 	bl	8003790 <HAL_DFSDM_FilterErrorCallback>
 80034de:	e125      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d025      	beq.n	8003536 <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d020      	beq.n	8003536 <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f921 	bl	800373c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f040 8113 	bne.w	800372a <HAL_DFSDM_IRQHandler+0x2b6>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003508:	2b00      	cmp	r3, #0
 800350a:	f040 810e 	bne.w	800372a <HAL_DFSDM_IRQHandler+0x2b6>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0202 	bic.w	r2, r2, #2
 800351c:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8003524:	2b02      	cmp	r3, #2
 8003526:	d101      	bne.n	800352c <HAL_DFSDM_IRQHandler+0xb8>
 8003528:	2201      	movs	r2, #1
 800352a:	e000      	b.n	800352e <HAL_DFSDM_IRQHandler+0xba>
 800352c:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003534:	e0f9      	b.n	800372a <HAL_DFSDM_IRQHandler+0x2b6>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	2b00      	cmp	r3, #0
 800353e:	d034      	beq.n	80035aa <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8003546:	2b00      	cmp	r3, #0
 8003548:	d02f      	beq.n	80035aa <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f90a 	bl	8003764 <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003554:	1e5a      	subs	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	649a      	str	r2, [r3, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800355e:	2b00      	cmp	r3, #0
 8003560:	f040 80e4 	bne.w	800372c <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003568:	2b00      	cmp	r3, #0
 800356a:	d112      	bne.n	8003592 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0201 	bic.w	r2, r2, #1
 800357a:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8003582:	2b03      	cmp	r3, #3
 8003584:	d101      	bne.n	800358a <HAL_DFSDM_IRQHandler+0x116>
 8003586:	2201      	movs	r2, #1
 8003588:	e000      	b.n	800358c <HAL_DFSDM_IRQHandler+0x118>
 800358a:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003598:	2b01      	cmp	r3, #1
 800359a:	d102      	bne.n	80035a2 <HAL_DFSDM_IRQHandler+0x12e>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a0:	e000      	b.n	80035a4 <HAL_DFSDM_IRQHandler+0x130>
 80035a2:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6493      	str	r3, [r2, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 80035a8:	e0c0      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f003 0310 	and.w	r3, r3, #16
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d03d      	beq.n	8003630 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d038      	beq.n	8003630 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 80035ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <HAL_DFSDM_IRQHandler+0x162>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <HAL_DFSDM_IRQHandler+0x164>
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d109      	bne.n	80035f4 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 80035e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035e2:	0a1b      	lsrs	r3, r3, #8
 80035e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80035e6:	e005      	b.n	80035f4 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 80035e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ea:	3301      	adds	r3, #1
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      reg = reg >> 1;
 80035ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f0:	085b      	lsrs	r3, r3, #1
 80035f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80035f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d102      	bne.n	8003604 <HAL_DFSDM_IRQHandler+0x190>
 80035fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003600:	2b06      	cmp	r3, #6
 8003602:	d9f1      	bls.n	80035e8 <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d105      	bne.n	8003616 <HAL_DFSDM_IRQHandler+0x1a2>
 800360a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360c:	3308      	adds	r3, #8
 800360e:	2201      	movs	r2, #1
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	e003      	b.n	800361e <HAL_DFSDM_IRQHandler+0x1aa>
 8003616:	2201      	movs	r2, #1
 8003618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f8a5 	bl	8003778 <HAL_DFSDM_FilterAwdCallback>
  {
 800362e:	e07d      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a3f      	ldr	r2, [pc, #252]	@ (8003734 <HAL_DFSDM_IRQHandler+0x2c0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d141      	bne.n	80036be <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003640:	2b00      	cmp	r3, #0
 8003642:	d03c      	beq.n	80036be <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 800364a:	2b00      	cmp	r3, #0
 800364c:	d037      	beq.n	80036be <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	0c1b      	lsrs	r3, r3, #16
 800365a:	b2db      	uxtb	r3, r3
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 800365e:	e02a      	b.n	80036b6 <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8003660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d01f      	beq.n	80036aa <HAL_DFSDM_IRQHandler+0x236>
 800366a:	4a33      	ldr	r2, [pc, #204]	@ (8003738 <HAL_DFSDM_IRQHandler+0x2c4>)
 800366c:	6a3b      	ldr	r3, [r7, #32]
 800366e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d019      	beq.n	80036aa <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 8003676:	4a30      	ldr	r2, [pc, #192]	@ (8003738 <HAL_DFSDM_IRQHandler+0x2c4>)
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00f      	beq.n	80036aa <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	f103 0210 	add.w	r2, r3, #16
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2101      	movs	r1, #1
 8003696:	fa01 f202 	lsl.w	r2, r1, r2
 800369a:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 800369c:	4a26      	ldr	r2, [pc, #152]	@ (8003738 <HAL_DFSDM_IRQHandler+0x2c4>)
 800369e:	6a3b      	ldr	r3, [r7, #32]
 80036a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff fd0f 	bl	80030c8 <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	3301      	adds	r3, #1
 80036ae:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 80036b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b2:	085b      	lsrs	r3, r3, #1
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	2b07      	cmp	r3, #7
 80036ba:	d9d1      	bls.n	8003660 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 80036bc:	e036      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003734 <HAL_DFSDM_IRQHandler+0x2c0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d131      	bne.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036ce:	d32d      	bcc.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d028      	beq.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
  {
    uint32_t reg;
    uint32_t channel = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	0e1b      	lsrs	r3, r3, #24
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80036ea:	e005      	b.n	80036f8 <HAL_DFSDM_IRQHandler+0x284>
    {
      channel++;
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	3301      	adds	r3, #1
 80036f0:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <HAL_DFSDM_IRQHandler+0x294>
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	2b06      	cmp	r3, #6
 8003706:	d9f1      	bls.n	80036ec <HAL_DFSDM_IRQHandler+0x278>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	f103 0218 	add.w	r2, r3, #24
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2101      	movs	r1, #1
 8003714:	fa01 f202 	lsl.w	r2, r1, r2
 8003718:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 800371a:	4a07      	ldr	r2, [pc, #28]	@ (8003738 <HAL_DFSDM_IRQHandler+0x2c4>)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff fcda 	bl	80030dc <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 8003728:	e000      	b.n	800372c <HAL_DFSDM_IRQHandler+0x2b8>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800372a:	bf00      	nop
}
 800372c:	bf00      	nop
 800372e:	3730      	adds	r7, #48	@ 0x30
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40016100 	.word	0x40016100
 8003738:	2000a860 	.word	0x2000a860

0800373c <HAL_DFSDM_FilterRegConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvCpltCallback could be implemented in the user file.
   */
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f7ff ffcc 	bl	8003750 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80037b8:	bf00      	nop
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037cc:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f7ff ffb4 	bl	800373c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80037d4:	bf00      	nop
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2203      	movs	r2, #3
 80037ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7ff ffcd 	bl	8003790 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a1c      	ldr	r2, [pc, #112]	@ (800387c <DFSDM_GetChannelFromInstance+0x7c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d102      	bne.n	8003816 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	e02b      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a19      	ldr	r2, [pc, #100]	@ (8003880 <DFSDM_GetChannelFromInstance+0x80>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d102      	bne.n	8003824 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800381e:	2301      	movs	r3, #1
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	e024      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a17      	ldr	r2, [pc, #92]	@ (8003884 <DFSDM_GetChannelFromInstance+0x84>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d102      	bne.n	8003832 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800382c:	2302      	movs	r3, #2
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	e01d      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a14      	ldr	r2, [pc, #80]	@ (8003888 <DFSDM_GetChannelFromInstance+0x88>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d102      	bne.n	8003840 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800383a:	2304      	movs	r3, #4
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	e016      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a12      	ldr	r2, [pc, #72]	@ (800388c <DFSDM_GetChannelFromInstance+0x8c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d102      	bne.n	800384e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003848:	2305      	movs	r3, #5
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	e00f      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a0f      	ldr	r2, [pc, #60]	@ (8003890 <DFSDM_GetChannelFromInstance+0x90>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d102      	bne.n	800385c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003856:	2306      	movs	r3, #6
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	e008      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a0d      	ldr	r2, [pc, #52]	@ (8003894 <DFSDM_GetChannelFromInstance+0x94>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d102      	bne.n	800386a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003864:	2307      	movs	r3, #7
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e001      	b.n	800386e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800386a:	2303      	movs	r3, #3
 800386c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800386e:	68fb      	ldr	r3, [r7, #12]
}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	40016000 	.word	0x40016000
 8003880:	40016020 	.word	0x40016020
 8003884:	40016040 	.word	0x40016040
 8003888:	40016080 	.word	0x40016080
 800388c:	400160a0 	.word	0x400160a0
 8003890:	400160c0 	.word	0x400160c0
 8003894:	400160e0 	.word	0x400160e0

08003898 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d108      	bne.n	80038ba <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	e033      	b.n	8003922 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80038d8:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0201 	orr.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d116      	bne.n	8003922 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d107      	bne.n	800390c <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0202 	orr.w	r2, r2, #2
 800390a:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003912:	2b01      	cmp	r3, #1
 8003914:	d102      	bne.n	800391c <DFSDM_RegConvStart+0x84>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391a:	e000      	b.n	800391e <DFSDM_RegConvStart+0x86>
 800391c:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003928:	2b01      	cmp	r3, #1
 800392a:	d101      	bne.n	8003930 <DFSDM_RegConvStart+0x98>
 800392c:	2202      	movs	r2, #2
 800392e:	e000      	b.n	8003932 <DFSDM_RegConvStart+0x9a>
 8003930:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0201 	bic.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003960:	2b01      	cmp	r3, #1
 8003962:	d107      	bne.n	8003974 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8003972:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 0201 	orr.w	r2, r2, #1
 8003982:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800398a:	2b04      	cmp	r3, #4
 800398c:	d116      	bne.n	80039bc <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003992:	2b00      	cmp	r3, #0
 8003994:	d107      	bne.n	80039a6 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 0202 	orr.w	r2, r2, #2
 80039a4:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d102      	bne.n	80039b6 <DFSDM_RegConvStop+0x72>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b4:	e000      	b.n	80039b8 <DFSDM_RegConvStop+0x74>
 80039b6:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d101      	bne.n	80039ca <DFSDM_RegConvStop+0x86>
 80039c6:	2201      	movs	r2, #1
 80039c8:	e000      	b.n	80039cc <DFSDM_RegConvStop+0x88>
 80039ca:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e08d      	b.n	8003b0e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	4b47      	ldr	r3, [pc, #284]	@ (8003b18 <HAL_DMA_Init+0x138>)
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d80f      	bhi.n	8003a1e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	4b45      	ldr	r3, [pc, #276]	@ (8003b1c <HAL_DMA_Init+0x13c>)
 8003a06:	4413      	add	r3, r2
 8003a08:	4a45      	ldr	r2, [pc, #276]	@ (8003b20 <HAL_DMA_Init+0x140>)
 8003a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0e:	091b      	lsrs	r3, r3, #4
 8003a10:	009a      	lsls	r2, r3, #2
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a42      	ldr	r2, [pc, #264]	@ (8003b24 <HAL_DMA_Init+0x144>)
 8003a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a1c:	e00e      	b.n	8003a3c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	4b40      	ldr	r3, [pc, #256]	@ (8003b28 <HAL_DMA_Init+0x148>)
 8003a26:	4413      	add	r3, r2
 8003a28:	4a3d      	ldr	r2, [pc, #244]	@ (8003b20 <HAL_DMA_Init+0x140>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	091b      	lsrs	r3, r3, #4
 8003a30:	009a      	lsls	r2, r3, #2
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a3c      	ldr	r2, [pc, #240]	@ (8003b2c <HAL_DMA_Init+0x14c>)
 8003a3a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fa12 	bl	8003eb8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a9c:	d102      	bne.n	8003aa4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ab8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d010      	beq.n	8003ae4 <HAL_DMA_Init+0x104>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d80c      	bhi.n	8003ae4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 fa32 	bl	8003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ae0:	605a      	str	r2, [r3, #4]
 8003ae2:	e008      	b.n	8003af6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40020407 	.word	0x40020407
 8003b1c:	bffdfff8 	.word	0xbffdfff8
 8003b20:	cccccccd 	.word	0xcccccccd
 8003b24:	40020000 	.word	0x40020000
 8003b28:	bffdfbf8 	.word	0xbffdfbf8
 8003b2c:	40020400 	.word	0x40020400

08003b30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_DMA_Start_IT+0x20>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e066      	b.n	8003c1e <HAL_DMA_Start_IT+0xee>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d155      	bne.n	8003c10 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	68b9      	ldr	r1, [r7, #8]
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 f957 	bl	8003e3c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d008      	beq.n	8003ba8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f042 020e 	orr.w	r2, r2, #14
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e00f      	b.n	8003bc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0204 	bic.w	r2, r2, #4
 8003bb6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 020a 	orr.w	r2, r2, #10
 8003bc6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003be4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d007      	beq.n	8003bfe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bfc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f042 0201 	orr.w	r2, r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e005      	b.n	8003c1c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c18:	2302      	movs	r3, #2
 8003c1a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b085      	sub	sp, #20
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d008      	beq.n	8003c50 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2204      	movs	r2, #4
 8003c42:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e040      	b.n	8003cd2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 020e 	bic.w	r2, r2, #14
 8003c5e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c6e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c84:	f003 021c 	and.w	r2, r3, #28
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c92:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c9c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00c      	beq.n	8003cc0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cb4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003cbe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b084      	sub	sp, #16
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	f003 031c 	and.w	r3, r3, #28
 8003cfe:	2204      	movs	r2, #4
 8003d00:	409a      	lsls	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d026      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x7a>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d021      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0320 	and.w	r3, r3, #32
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d107      	bne.n	8003d32 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 0204 	bic.w	r2, r2, #4
 8003d30:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d36:	f003 021c 	and.w	r2, r3, #28
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	2104      	movs	r1, #4
 8003d40:	fa01 f202 	lsl.w	r2, r1, r2
 8003d44:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d071      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d56:	e06c      	b.n	8003e32 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5c:	f003 031c 	and.w	r3, r3, #28
 8003d60:	2202      	movs	r2, #2
 8003d62:	409a      	lsls	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4013      	ands	r3, r2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d02e      	beq.n	8003dca <HAL_DMA_IRQHandler+0xec>
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d029      	beq.n	8003dca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0320 	and.w	r3, r3, #32
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 020a 	bic.w	r2, r2, #10
 8003d92:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da0:	f003 021c 	and.w	r2, r3, #28
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	2102      	movs	r1, #2
 8003daa:	fa01 f202 	lsl.w	r2, r1, r2
 8003dae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d038      	beq.n	8003e32 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003dc8:	e033      	b.n	8003e32 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dce:	f003 031c 	and.w	r3, r3, #28
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	409a      	lsls	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d02a      	beq.n	8003e34 <HAL_DMA_IRQHandler+0x156>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d025      	beq.n	8003e34 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 020e 	bic.w	r2, r2, #14
 8003df6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfc:	f003 021c 	and.w	r2, r3, #28
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	2101      	movs	r1, #1
 8003e06:	fa01 f202 	lsl.w	r2, r1, r2
 8003e0a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d004      	beq.n	8003e34 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e32:	bf00      	nop
 8003e34:	bf00      	nop
}
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e52:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e64:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6a:	f003 021c 	and.w	r2, r3, #28
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	2101      	movs	r1, #1
 8003e74:	fa01 f202 	lsl.w	r2, r1, r2
 8003e78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2b10      	cmp	r3, #16
 8003e88:	d108      	bne.n	8003e9c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e9a:	e007      	b.n	8003eac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	60da      	str	r2, [r3, #12]
}
 8003eac:	bf00      	nop
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	4b17      	ldr	r3, [pc, #92]	@ (8003f24 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d80a      	bhi.n	8003ee2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ed8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ee0:	e007      	b.n	8003ef2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	009a      	lsls	r2, r3, #2
 8003eea:	4b0f      	ldr	r3, [pc, #60]	@ (8003f28 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003eec:	4413      	add	r3, r2
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	3b08      	subs	r3, #8
 8003efa:	4a0c      	ldr	r2, [pc, #48]	@ (8003f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003efc:	fba2 2303 	umull	r2, r3, r2, r3
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f003 031f 	and.w	r3, r3, #31
 8003f10:	2201      	movs	r2, #1
 8003f12:	409a      	lsls	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f18:	bf00      	nop
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	40020407 	.word	0x40020407
 8003f28:	4002081c 	.word	0x4002081c
 8003f2c:	cccccccd 	.word	0xcccccccd
 8003f30:	40020880 	.word	0x40020880

08003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f48:	4413      	add	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a08      	ldr	r2, [pc, #32]	@ (8003f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f56:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	f003 0303 	and.w	r3, r3, #3
 8003f60:	2201      	movs	r2, #1
 8003f62:	409a      	lsls	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003f68:	bf00      	nop
 8003f6a:	3714      	adds	r7, #20
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	1000823f 	.word	0x1000823f
 8003f78:	40020940 	.word	0x40020940

08003f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f8a:	e166      	b.n	800425a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	2101      	movs	r1, #1
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	fa01 f303 	lsl.w	r3, r1, r3
 8003f98:	4013      	ands	r3, r2
 8003f9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8158 	beq.w	8004254 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d005      	beq.n	8003fbc <HAL_GPIO_Init+0x40>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 0303 	and.w	r3, r3, #3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d130      	bne.n	800401e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	2203      	movs	r2, #3
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	4013      	ands	r3, r2
 8004000:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	091b      	lsrs	r3, r3, #4
 8004008:	f003 0201 	and.w	r2, r3, #1
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b03      	cmp	r3, #3
 8004028:	d017      	beq.n	800405a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	2203      	movs	r2, #3
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4013      	ands	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d123      	bne.n	80040ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	08da      	lsrs	r2, r3, #3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3208      	adds	r2, #8
 800406e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004072:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	220f      	movs	r2, #15
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	43db      	mvns	r3, r3
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	08da      	lsrs	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3208      	adds	r2, #8
 80040a8:	6939      	ldr	r1, [r7, #16]
 80040aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	2203      	movs	r2, #3
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	43db      	mvns	r3, r3
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4013      	ands	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f003 0203 	and.w	r2, r3, #3
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 80b2 	beq.w	8004254 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040f0:	4b61      	ldr	r3, [pc, #388]	@ (8004278 <HAL_GPIO_Init+0x2fc>)
 80040f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040f4:	4a60      	ldr	r2, [pc, #384]	@ (8004278 <HAL_GPIO_Init+0x2fc>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80040fc:	4b5e      	ldr	r3, [pc, #376]	@ (8004278 <HAL_GPIO_Init+0x2fc>)
 80040fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004108:	4a5c      	ldr	r2, [pc, #368]	@ (800427c <HAL_GPIO_Init+0x300>)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	089b      	lsrs	r3, r3, #2
 800410e:	3302      	adds	r3, #2
 8004110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004114:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 0303 	and.w	r3, r3, #3
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	220f      	movs	r2, #15
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	43db      	mvns	r3, r3
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4013      	ands	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004132:	d02b      	beq.n	800418c <HAL_GPIO_Init+0x210>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a52      	ldr	r2, [pc, #328]	@ (8004280 <HAL_GPIO_Init+0x304>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d025      	beq.n	8004188 <HAL_GPIO_Init+0x20c>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a51      	ldr	r2, [pc, #324]	@ (8004284 <HAL_GPIO_Init+0x308>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d01f      	beq.n	8004184 <HAL_GPIO_Init+0x208>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a50      	ldr	r2, [pc, #320]	@ (8004288 <HAL_GPIO_Init+0x30c>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d019      	beq.n	8004180 <HAL_GPIO_Init+0x204>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a4f      	ldr	r2, [pc, #316]	@ (800428c <HAL_GPIO_Init+0x310>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d013      	beq.n	800417c <HAL_GPIO_Init+0x200>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a4e      	ldr	r2, [pc, #312]	@ (8004290 <HAL_GPIO_Init+0x314>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d00d      	beq.n	8004178 <HAL_GPIO_Init+0x1fc>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a4d      	ldr	r2, [pc, #308]	@ (8004294 <HAL_GPIO_Init+0x318>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d007      	beq.n	8004174 <HAL_GPIO_Init+0x1f8>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a4c      	ldr	r2, [pc, #304]	@ (8004298 <HAL_GPIO_Init+0x31c>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d101      	bne.n	8004170 <HAL_GPIO_Init+0x1f4>
 800416c:	2307      	movs	r3, #7
 800416e:	e00e      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004170:	2308      	movs	r3, #8
 8004172:	e00c      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004174:	2306      	movs	r3, #6
 8004176:	e00a      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004178:	2305      	movs	r3, #5
 800417a:	e008      	b.n	800418e <HAL_GPIO_Init+0x212>
 800417c:	2304      	movs	r3, #4
 800417e:	e006      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004180:	2303      	movs	r3, #3
 8004182:	e004      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004184:	2302      	movs	r3, #2
 8004186:	e002      	b.n	800418e <HAL_GPIO_Init+0x212>
 8004188:	2301      	movs	r3, #1
 800418a:	e000      	b.n	800418e <HAL_GPIO_Init+0x212>
 800418c:	2300      	movs	r3, #0
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	f002 0203 	and.w	r2, r2, #3
 8004194:	0092      	lsls	r2, r2, #2
 8004196:	4093      	lsls	r3, r2
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	4313      	orrs	r3, r2
 800419c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800419e:	4937      	ldr	r1, [pc, #220]	@ (800427c <HAL_GPIO_Init+0x300>)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	089b      	lsrs	r3, r3, #2
 80041a4:	3302      	adds	r3, #2
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041ac:	4b3b      	ldr	r3, [pc, #236]	@ (800429c <HAL_GPIO_Init+0x320>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	43db      	mvns	r3, r3
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	4013      	ands	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041d0:	4a32      	ldr	r2, [pc, #200]	@ (800429c <HAL_GPIO_Init+0x320>)
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041d6:	4b31      	ldr	r3, [pc, #196]	@ (800429c <HAL_GPIO_Init+0x320>)
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	43db      	mvns	r3, r3
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4013      	ands	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041fa:	4a28      	ldr	r2, [pc, #160]	@ (800429c <HAL_GPIO_Init+0x320>)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004200:	4b26      	ldr	r3, [pc, #152]	@ (800429c <HAL_GPIO_Init+0x320>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	43db      	mvns	r3, r3
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4013      	ands	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004224:	4a1d      	ldr	r2, [pc, #116]	@ (800429c <HAL_GPIO_Init+0x320>)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800422a:	4b1c      	ldr	r3, [pc, #112]	@ (800429c <HAL_GPIO_Init+0x320>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	43db      	mvns	r3, r3
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4013      	ands	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800424e:	4a13      	ldr	r2, [pc, #76]	@ (800429c <HAL_GPIO_Init+0x320>)
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	3301      	adds	r3, #1
 8004258:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	fa22 f303 	lsr.w	r3, r2, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	f47f ae91 	bne.w	8003f8c <HAL_GPIO_Init+0x10>
  }
}
 800426a:	bf00      	nop
 800426c:	bf00      	nop
 800426e:	371c      	adds	r7, #28
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	40021000 	.word	0x40021000
 800427c:	40010000 	.word	0x40010000
 8004280:	48000400 	.word	0x48000400
 8004284:	48000800 	.word	0x48000800
 8004288:	48000c00 	.word	0x48000c00
 800428c:	48001000 	.word	0x48001000
 8004290:	48001400 	.word	0x48001400
 8004294:	48001800 	.word	0x48001800
 8004298:	48001c00 	.word	0x48001c00
 800429c:	40010400 	.word	0x40010400

080042a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	887b      	ldrh	r3, [r7, #2]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
 80042bc:	e001      	b.n	80042c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042da:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042dc:	695a      	ldr	r2, [r3, #20]
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d006      	beq.n	80042f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042e6:	4a05      	ldr	r2, [pc, #20]	@ (80042fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042e8:	88fb      	ldrh	r3, [r7, #6]
 80042ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042ec:	88fb      	ldrh	r3, [r7, #6]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fd f91c 	bl	800152c <HAL_GPIO_EXTI_Callback>
  }
}
 80042f4:	bf00      	nop
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40010400 	.word	0x40010400

08004300 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004304:	4b0d      	ldr	r3, [pc, #52]	@ (800433c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800430c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004310:	d102      	bne.n	8004318 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004312:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004316:	e00b      	b.n	8004330 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004318:	4b08      	ldr	r3, [pc, #32]	@ (800433c <HAL_PWREx_GetVoltageRange+0x3c>)
 800431a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004326:	d102      	bne.n	800432e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004328:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800432c:	e000      	b.n	8004330 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800432e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004330:	4618      	mov	r0, r3
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40007000 	.word	0x40007000

08004340 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d141      	bne.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800434e:	4b4b      	ldr	r3, [pc, #300]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800435a:	d131      	bne.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800435c:	4b47      	ldr	r3, [pc, #284]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800435e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004362:	4a46      	ldr	r2, [pc, #280]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004364:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004368:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800436c:	4b43      	ldr	r3, [pc, #268]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004374:	4a41      	ldr	r2, [pc, #260]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004376:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800437a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800437c:	4b40      	ldr	r3, [pc, #256]	@ (8004480 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2232      	movs	r2, #50	@ 0x32
 8004382:	fb02 f303 	mul.w	r3, r2, r3
 8004386:	4a3f      	ldr	r2, [pc, #252]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004388:	fba2 2303 	umull	r2, r3, r2, r3
 800438c:	0c9b      	lsrs	r3, r3, #18
 800438e:	3301      	adds	r3, #1
 8004390:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004392:	e002      	b.n	800439a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3b01      	subs	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800439a:	4b38      	ldr	r3, [pc, #224]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a6:	d102      	bne.n	80043ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f2      	bne.n	8004394 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043ae:	4b33      	ldr	r3, [pc, #204]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ba:	d158      	bne.n	800446e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e057      	b.n	8004470 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043c0:	4b2e      	ldr	r3, [pc, #184]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c6:	4a2d      	ldr	r2, [pc, #180]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043d0:	e04d      	b.n	800446e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043d8:	d141      	bne.n	800445e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80043da:	4b28      	ldr	r3, [pc, #160]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e6:	d131      	bne.n	800444c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043e8:	4b24      	ldr	r3, [pc, #144]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ee:	4a23      	ldr	r2, [pc, #140]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043f8:	4b20      	ldr	r3, [pc, #128]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004400:	4a1e      	ldr	r2, [pc, #120]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004402:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004406:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004408:	4b1d      	ldr	r3, [pc, #116]	@ (8004480 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2232      	movs	r2, #50	@ 0x32
 800440e:	fb02 f303 	mul.w	r3, r2, r3
 8004412:	4a1c      	ldr	r2, [pc, #112]	@ (8004484 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004414:	fba2 2303 	umull	r2, r3, r2, r3
 8004418:	0c9b      	lsrs	r3, r3, #18
 800441a:	3301      	adds	r3, #1
 800441c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800441e:	e002      	b.n	8004426 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	3b01      	subs	r3, #1
 8004424:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004426:	4b15      	ldr	r3, [pc, #84]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800442e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004432:	d102      	bne.n	800443a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f2      	bne.n	8004420 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800443a:	4b10      	ldr	r3, [pc, #64]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004446:	d112      	bne.n	800446e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e011      	b.n	8004470 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800444c:	4b0b      	ldr	r3, [pc, #44]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800444e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004452:	4a0a      	ldr	r2, [pc, #40]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004458:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800445c:	e007      	b.n	800446e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800445e:	4b07      	ldr	r3, [pc, #28]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004466:	4a05      	ldr	r2, [pc, #20]	@ (800447c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004468:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800446c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	40007000 	.word	0x40007000
 8004480:	20006008 	.word	0x20006008
 8004484:	431bde83 	.word	0x431bde83

08004488 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d102      	bne.n	800449c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	f000 bc08 	b.w	8004cac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800449c:	4b96      	ldr	r3, [pc, #600]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 030c 	and.w	r3, r3, #12
 80044a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044a6:	4b94      	ldr	r3, [pc, #592]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0310 	and.w	r3, r3, #16
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f000 80e4 	beq.w	8004686 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d007      	beq.n	80044d4 <HAL_RCC_OscConfig+0x4c>
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	2b0c      	cmp	r3, #12
 80044c8:	f040 808b 	bne.w	80045e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	f040 8087 	bne.w	80045e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044d4:	4b88      	ldr	r3, [pc, #544]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d005      	beq.n	80044ec <HAL_RCC_OscConfig+0x64>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e3df      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a1a      	ldr	r2, [r3, #32]
 80044f0:	4b81      	ldr	r3, [pc, #516]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d004      	beq.n	8004506 <HAL_RCC_OscConfig+0x7e>
 80044fc:	4b7e      	ldr	r3, [pc, #504]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004504:	e005      	b.n	8004512 <HAL_RCC_OscConfig+0x8a>
 8004506:	4b7c      	ldr	r3, [pc, #496]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004508:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800450c:	091b      	lsrs	r3, r3, #4
 800450e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004512:	4293      	cmp	r3, r2
 8004514:	d223      	bcs.n	800455e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fdcc 	bl	80050b8 <RCC_SetFlashLatencyFromMSIRange>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e3c0      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800452a:	4b73      	ldr	r3, [pc, #460]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a72      	ldr	r2, [pc, #456]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004530:	f043 0308 	orr.w	r3, r3, #8
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	4b70      	ldr	r3, [pc, #448]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	496d      	ldr	r1, [pc, #436]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004544:	4313      	orrs	r3, r2
 8004546:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004548:	4b6b      	ldr	r3, [pc, #428]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	021b      	lsls	r3, r3, #8
 8004556:	4968      	ldr	r1, [pc, #416]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004558:	4313      	orrs	r3, r2
 800455a:	604b      	str	r3, [r1, #4]
 800455c:	e025      	b.n	80045aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800455e:	4b66      	ldr	r3, [pc, #408]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a65      	ldr	r2, [pc, #404]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004564:	f043 0308 	orr.w	r3, r3, #8
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	4b63      	ldr	r3, [pc, #396]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	4960      	ldr	r1, [pc, #384]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004578:	4313      	orrs	r3, r2
 800457a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800457c:	4b5e      	ldr	r3, [pc, #376]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	021b      	lsls	r3, r3, #8
 800458a:	495b      	ldr	r1, [pc, #364]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800458c:	4313      	orrs	r3, r2
 800458e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fd8c 	bl	80050b8 <RCC_SetFlashLatencyFromMSIRange>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e380      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045aa:	f000 fcc1 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 80045ae:	4602      	mov	r2, r0
 80045b0:	4b51      	ldr	r3, [pc, #324]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	091b      	lsrs	r3, r3, #4
 80045b6:	f003 030f 	and.w	r3, r3, #15
 80045ba:	4950      	ldr	r1, [pc, #320]	@ (80046fc <HAL_RCC_OscConfig+0x274>)
 80045bc:	5ccb      	ldrb	r3, [r1, r3]
 80045be:	f003 031f 	and.w	r3, r3, #31
 80045c2:	fa22 f303 	lsr.w	r3, r2, r3
 80045c6:	4a4e      	ldr	r2, [pc, #312]	@ (8004700 <HAL_RCC_OscConfig+0x278>)
 80045c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045ca:	4b4e      	ldr	r3, [pc, #312]	@ (8004704 <HAL_RCC_OscConfig+0x27c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fd ffae 	bl	8002530 <HAL_InitTick>
 80045d4:	4603      	mov	r3, r0
 80045d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d052      	beq.n	8004684 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	e364      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d032      	beq.n	8004650 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045ea:	4b43      	ldr	r3, [pc, #268]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a42      	ldr	r2, [pc, #264]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80045f0:	f043 0301 	orr.w	r3, r3, #1
 80045f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045f6:	f7fd ffeb 	bl	80025d0 <HAL_GetTick>
 80045fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045fc:	e008      	b.n	8004610 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045fe:	f7fd ffe7 	bl	80025d0 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e34d      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004610:	4b39      	ldr	r3, [pc, #228]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0f0      	beq.n	80045fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800461c:	4b36      	ldr	r3, [pc, #216]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a35      	ldr	r2, [pc, #212]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004622:	f043 0308 	orr.w	r3, r3, #8
 8004626:	6013      	str	r3, [r2, #0]
 8004628:	4b33      	ldr	r3, [pc, #204]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	4930      	ldr	r1, [pc, #192]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004636:	4313      	orrs	r3, r2
 8004638:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800463a:	4b2f      	ldr	r3, [pc, #188]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	69db      	ldr	r3, [r3, #28]
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	492b      	ldr	r1, [pc, #172]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 800464a:	4313      	orrs	r3, r2
 800464c:	604b      	str	r3, [r1, #4]
 800464e:	e01a      	b.n	8004686 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004650:	4b29      	ldr	r3, [pc, #164]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a28      	ldr	r2, [pc, #160]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004656:	f023 0301 	bic.w	r3, r3, #1
 800465a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800465c:	f7fd ffb8 	bl	80025d0 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004664:	f7fd ffb4 	bl	80025d0 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e31a      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004676:	4b20      	ldr	r3, [pc, #128]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x1dc>
 8004682:	e000      	b.n	8004686 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004684:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d073      	beq.n	800477a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b08      	cmp	r3, #8
 8004696:	d005      	beq.n	80046a4 <HAL_RCC_OscConfig+0x21c>
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2b0c      	cmp	r3, #12
 800469c:	d10e      	bne.n	80046bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d10b      	bne.n	80046bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046a4:	4b14      	ldr	r3, [pc, #80]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d063      	beq.n	8004778 <HAL_RCC_OscConfig+0x2f0>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d15f      	bne.n	8004778 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e2f7      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046c4:	d106      	bne.n	80046d4 <HAL_RCC_OscConfig+0x24c>
 80046c6:	4b0c      	ldr	r3, [pc, #48]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a0b      	ldr	r2, [pc, #44]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046d0:	6013      	str	r3, [r2, #0]
 80046d2:	e025      	b.n	8004720 <HAL_RCC_OscConfig+0x298>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046dc:	d114      	bne.n	8004708 <HAL_RCC_OscConfig+0x280>
 80046de:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a05      	ldr	r2, [pc, #20]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	4b03      	ldr	r3, [pc, #12]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a02      	ldr	r2, [pc, #8]	@ (80046f8 <HAL_RCC_OscConfig+0x270>)
 80046f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f4:	6013      	str	r3, [r2, #0]
 80046f6:	e013      	b.n	8004720 <HAL_RCC_OscConfig+0x298>
 80046f8:	40021000 	.word	0x40021000
 80046fc:	0800a1d4 	.word	0x0800a1d4
 8004700:	20006008 	.word	0x20006008
 8004704:	2000600c 	.word	0x2000600c
 8004708:	4ba0      	ldr	r3, [pc, #640]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a9f      	ldr	r2, [pc, #636]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800470e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004712:	6013      	str	r3, [r2, #0]
 8004714:	4b9d      	ldr	r3, [pc, #628]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a9c      	ldr	r2, [pc, #624]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800471a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800471e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d013      	beq.n	8004750 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004728:	f7fd ff52 	bl	80025d0 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004730:	f7fd ff4e 	bl	80025d0 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b64      	cmp	r3, #100	@ 0x64
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e2b4      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004742:	4b92      	ldr	r3, [pc, #584]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0f0      	beq.n	8004730 <HAL_RCC_OscConfig+0x2a8>
 800474e:	e014      	b.n	800477a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004750:	f7fd ff3e 	bl	80025d0 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004758:	f7fd ff3a 	bl	80025d0 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b64      	cmp	r3, #100	@ 0x64
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e2a0      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800476a:	4b88      	ldr	r3, [pc, #544]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x2d0>
 8004776:	e000      	b.n	800477a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d060      	beq.n	8004848 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b04      	cmp	r3, #4
 800478a:	d005      	beq.n	8004798 <HAL_RCC_OscConfig+0x310>
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2b0c      	cmp	r3, #12
 8004790:	d119      	bne.n	80047c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b02      	cmp	r3, #2
 8004796:	d116      	bne.n	80047c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004798:	4b7c      	ldr	r3, [pc, #496]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d005      	beq.n	80047b0 <HAL_RCC_OscConfig+0x328>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e27d      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047b0:	4b76      	ldr	r3, [pc, #472]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	061b      	lsls	r3, r3, #24
 80047be:	4973      	ldr	r1, [pc, #460]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047c4:	e040      	b.n	8004848 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d023      	beq.n	8004816 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047ce:	4b6f      	ldr	r3, [pc, #444]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a6e      	ldr	r2, [pc, #440]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80047d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047da:	f7fd fef9 	bl	80025d0 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047e2:	f7fd fef5 	bl	80025d0 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e25b      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047f4:	4b65      	ldr	r3, [pc, #404]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f0      	beq.n	80047e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004800:	4b62      	ldr	r3, [pc, #392]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	061b      	lsls	r3, r3, #24
 800480e:	495f      	ldr	r1, [pc, #380]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004810:	4313      	orrs	r3, r2
 8004812:	604b      	str	r3, [r1, #4]
 8004814:	e018      	b.n	8004848 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004816:	4b5d      	ldr	r3, [pc, #372]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a5c      	ldr	r2, [pc, #368]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800481c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004822:	f7fd fed5 	bl	80025d0 <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004828:	e008      	b.n	800483c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800482a:	f7fd fed1 	bl	80025d0 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e237      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800483c:	4b53      	ldr	r3, [pc, #332]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1f0      	bne.n	800482a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b00      	cmp	r3, #0
 8004852:	d03c      	beq.n	80048ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01c      	beq.n	8004896 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800485c:	4b4b      	ldr	r3, [pc, #300]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800485e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004862:	4a4a      	ldr	r2, [pc, #296]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004864:	f043 0301 	orr.w	r3, r3, #1
 8004868:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486c:	f7fd feb0 	bl	80025d0 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004874:	f7fd feac 	bl	80025d0 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e212      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004886:	4b41      	ldr	r3, [pc, #260]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004888:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0ef      	beq.n	8004874 <HAL_RCC_OscConfig+0x3ec>
 8004894:	e01b      	b.n	80048ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004896:	4b3d      	ldr	r3, [pc, #244]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004898:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800489c:	4a3b      	ldr	r2, [pc, #236]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800489e:	f023 0301 	bic.w	r3, r3, #1
 80048a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a6:	f7fd fe93 	bl	80025d0 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ae:	f7fd fe8f 	bl	80025d0 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e1f5      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048c0:	4b32      	ldr	r3, [pc, #200]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80048c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1ef      	bne.n	80048ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80a6 	beq.w	8004a28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048dc:	2300      	movs	r3, #0
 80048de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048e0:	4b2a      	ldr	r3, [pc, #168]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80048e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10d      	bne.n	8004908 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ec:	4b27      	ldr	r3, [pc, #156]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80048ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f0:	4a26      	ldr	r2, [pc, #152]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80048f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80048f8:	4b24      	ldr	r3, [pc, #144]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 80048fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004904:	2301      	movs	r3, #1
 8004906:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004908:	4b21      	ldr	r3, [pc, #132]	@ (8004990 <HAL_RCC_OscConfig+0x508>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004910:	2b00      	cmp	r3, #0
 8004912:	d118      	bne.n	8004946 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004914:	4b1e      	ldr	r3, [pc, #120]	@ (8004990 <HAL_RCC_OscConfig+0x508>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a1d      	ldr	r2, [pc, #116]	@ (8004990 <HAL_RCC_OscConfig+0x508>)
 800491a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800491e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004920:	f7fd fe56 	bl	80025d0 <HAL_GetTick>
 8004924:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004928:	f7fd fe52 	bl	80025d0 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b02      	cmp	r3, #2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e1b8      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800493a:	4b15      	ldr	r3, [pc, #84]	@ (8004990 <HAL_RCC_OscConfig+0x508>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0f0      	beq.n	8004928 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d108      	bne.n	8004960 <HAL_RCC_OscConfig+0x4d8>
 800494e:	4b0f      	ldr	r3, [pc, #60]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004954:	4a0d      	ldr	r2, [pc, #52]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004956:	f043 0301 	orr.w	r3, r3, #1
 800495a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800495e:	e029      	b.n	80049b4 <HAL_RCC_OscConfig+0x52c>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b05      	cmp	r3, #5
 8004966:	d115      	bne.n	8004994 <HAL_RCC_OscConfig+0x50c>
 8004968:	4b08      	ldr	r3, [pc, #32]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800496a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496e:	4a07      	ldr	r2, [pc, #28]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004970:	f043 0304 	orr.w	r3, r3, #4
 8004974:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004978:	4b04      	ldr	r3, [pc, #16]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497e:	4a03      	ldr	r2, [pc, #12]	@ (800498c <HAL_RCC_OscConfig+0x504>)
 8004980:	f043 0301 	orr.w	r3, r3, #1
 8004984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004988:	e014      	b.n	80049b4 <HAL_RCC_OscConfig+0x52c>
 800498a:	bf00      	nop
 800498c:	40021000 	.word	0x40021000
 8004990:	40007000 	.word	0x40007000
 8004994:	4b9d      	ldr	r3, [pc, #628]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499a:	4a9c      	ldr	r2, [pc, #624]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049a4:	4b99      	ldr	r3, [pc, #612]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 80049a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049aa:	4a98      	ldr	r2, [pc, #608]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 80049ac:	f023 0304 	bic.w	r3, r3, #4
 80049b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d016      	beq.n	80049ea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049bc:	f7fd fe08 	bl	80025d0 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049c2:	e00a      	b.n	80049da <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c4:	f7fd fe04 	bl	80025d0 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e168      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049da:	4b8c      	ldr	r3, [pc, #560]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 80049dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d0ed      	beq.n	80049c4 <HAL_RCC_OscConfig+0x53c>
 80049e8:	e015      	b.n	8004a16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ea:	f7fd fdf1 	bl	80025d0 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049f0:	e00a      	b.n	8004a08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f2:	f7fd fded 	bl	80025d0 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e151      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a08:	4b80      	ldr	r3, [pc, #512]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1ed      	bne.n	80049f2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a16:	7ffb      	ldrb	r3, [r7, #31]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d105      	bne.n	8004a28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a1c:	4b7b      	ldr	r3, [pc, #492]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a20:	4a7a      	ldr	r2, [pc, #488]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0320 	and.w	r3, r3, #32
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d03c      	beq.n	8004aae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d01c      	beq.n	8004a76 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a3c:	4b73      	ldr	r3, [pc, #460]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a42:	4a72      	ldr	r2, [pc, #456]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4c:	f7fd fdc0 	bl	80025d0 <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a52:	e008      	b.n	8004a66 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a54:	f7fd fdbc 	bl	80025d0 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e122      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a66:	4b69      	ldr	r3, [pc, #420]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0ef      	beq.n	8004a54 <HAL_RCC_OscConfig+0x5cc>
 8004a74:	e01b      	b.n	8004aae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a76:	4b65      	ldr	r3, [pc, #404]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a7c:	4a63      	ldr	r2, [pc, #396]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004a7e:	f023 0301 	bic.w	r3, r3, #1
 8004a82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a86:	f7fd fda3 	bl	80025d0 <HAL_GetTick>
 8004a8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a8c:	e008      	b.n	8004aa0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a8e:	f7fd fd9f 	bl	80025d0 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d901      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e105      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004aa0:	4b5a      	ldr	r3, [pc, #360]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004aa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1ef      	bne.n	8004a8e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f000 80f9 	beq.w	8004caa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	f040 80cf 	bne.w	8004c60 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ac2:	4b52      	ldr	r3, [pc, #328]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f003 0203 	and.w	r2, r3, #3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d12c      	bne.n	8004b30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d123      	bne.n	8004b30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d11b      	bne.n	8004b30 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b02:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d113      	bne.n	8004b30 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b12:	085b      	lsrs	r3, r3, #1
 8004b14:	3b01      	subs	r3, #1
 8004b16:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d109      	bne.n	8004b30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	085b      	lsrs	r3, r3, #1
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d071      	beq.n	8004c14 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	2b0c      	cmp	r3, #12
 8004b34:	d068      	beq.n	8004c08 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b36:	4b35      	ldr	r3, [pc, #212]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d105      	bne.n	8004b4e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b42:	4b32      	ldr	r3, [pc, #200]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e0ac      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b52:	4b2e      	ldr	r3, [pc, #184]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a2d      	ldr	r2, [pc, #180]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b5c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b5e:	f7fd fd37 	bl	80025d0 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b66:	f7fd fd33 	bl	80025d0 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e099      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b78:	4b24      	ldr	r3, [pc, #144]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b84:	4b21      	ldr	r3, [pc, #132]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	4b21      	ldr	r3, [pc, #132]	@ (8004c10 <HAL_RCC_OscConfig+0x788>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b94:	3a01      	subs	r2, #1
 8004b96:	0112      	lsls	r2, r2, #4
 8004b98:	4311      	orrs	r1, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b9e:	0212      	lsls	r2, r2, #8
 8004ba0:	4311      	orrs	r1, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ba6:	0852      	lsrs	r2, r2, #1
 8004ba8:	3a01      	subs	r2, #1
 8004baa:	0552      	lsls	r2, r2, #21
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bb2:	0852      	lsrs	r2, r2, #1
 8004bb4:	3a01      	subs	r2, #1
 8004bb6:	0652      	lsls	r2, r2, #25
 8004bb8:	4311      	orrs	r1, r2
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bbe:	06d2      	lsls	r2, r2, #27
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	4912      	ldr	r1, [pc, #72]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bc8:	4b10      	ldr	r3, [pc, #64]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a0f      	ldr	r2, [pc, #60]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bd2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bde:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004be0:	f7fd fcf6 	bl	80025d0 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be8:	f7fd fcf2 	bl	80025d0 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e058      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfa:	4b04      	ldr	r3, [pc, #16]	@ (8004c0c <HAL_RCC_OscConfig+0x784>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0f0      	beq.n	8004be8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c06:	e050      	b.n	8004caa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e04f      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c14:	4b27      	ldr	r3, [pc, #156]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d144      	bne.n	8004caa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c20:	4b24      	ldr	r3, [pc, #144]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a23      	ldr	r2, [pc, #140]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c2c:	4b21      	ldr	r3, [pc, #132]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	4a20      	ldr	r2, [pc, #128]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c38:	f7fd fcca 	bl	80025d0 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c40:	f7fd fcc6 	bl	80025d0 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e02c      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c52:	4b18      	ldr	r3, [pc, #96]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0f0      	beq.n	8004c40 <HAL_RCC_OscConfig+0x7b8>
 8004c5e:	e024      	b.n	8004caa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	2b0c      	cmp	r3, #12
 8004c64:	d01f      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c66:	4b13      	ldr	r3, [pc, #76]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c72:	f7fd fcad 	bl	80025d0 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7a:	f7fd fca9 	bl	80025d0 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e00f      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c8c:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1f0      	bne.n	8004c7a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c98:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	4905      	ldr	r1, [pc, #20]	@ (8004cb4 <HAL_RCC_OscConfig+0x82c>)
 8004c9e:	4b06      	ldr	r3, [pc, #24]	@ (8004cb8 <HAL_RCC_OscConfig+0x830>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	60cb      	str	r3, [r1, #12]
 8004ca4:	e001      	b.n	8004caa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e000      	b.n	8004cac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3720      	adds	r7, #32
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	feeefffc 	.word	0xfeeefffc

08004cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e11d      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cd4:	4b90      	ldr	r3, [pc, #576]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 030f 	and.w	r3, r3, #15
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d910      	bls.n	8004d04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce2:	4b8d      	ldr	r3, [pc, #564]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f023 020f 	bic.w	r2, r3, #15
 8004cea:	498b      	ldr	r1, [pc, #556]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf2:	4b89      	ldr	r3, [pc, #548]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d001      	beq.n	8004d04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e105      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d010      	beq.n	8004d32 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	4b81      	ldr	r3, [pc, #516]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d908      	bls.n	8004d32 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d20:	4b7e      	ldr	r3, [pc, #504]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	497b      	ldr	r1, [pc, #492]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d079      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b03      	cmp	r3, #3
 8004d44:	d11e      	bne.n	8004d84 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d46:	4b75      	ldr	r3, [pc, #468]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e0dc      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004d56:	f000 fa09 	bl	800516c <RCC_GetSysClockFreqFromPLLSource>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4a70      	ldr	r2, [pc, #448]	@ (8004f20 <HAL_RCC_ClockConfig+0x264>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d946      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d62:	4b6e      	ldr	r3, [pc, #440]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d140      	bne.n	8004df0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d6e:	4b6b      	ldr	r3, [pc, #428]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d76:	4a69      	ldr	r2, [pc, #420]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d7c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d7e:	2380      	movs	r3, #128	@ 0x80
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	e035      	b.n	8004df0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d107      	bne.n	8004d9c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d8c:	4b63      	ldr	r3, [pc, #396]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d115      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e0b9      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d107      	bne.n	8004db4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004da4:	4b5d      	ldr	r3, [pc, #372]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0ad      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004db4:	4b59      	ldr	r3, [pc, #356]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0a5      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004dc4:	f000 f8b4 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	4a55      	ldr	r2, [pc, #340]	@ (8004f20 <HAL_RCC_ClockConfig+0x264>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d90f      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004dd0:	4b52      	ldr	r3, [pc, #328]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d109      	bne.n	8004df0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ddc:	4b4f      	ldr	r3, [pc, #316]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004de4:	4a4d      	ldr	r2, [pc, #308]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004dec:	2380      	movs	r3, #128	@ 0x80
 8004dee:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004df0:	4b4a      	ldr	r3, [pc, #296]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f023 0203 	bic.w	r2, r3, #3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	4947      	ldr	r1, [pc, #284]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e02:	f7fd fbe5 	bl	80025d0 <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e08:	e00a      	b.n	8004e20 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e0a:	f7fd fbe1 	bl	80025d0 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e077      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e20:	4b3e      	ldr	r3, [pc, #248]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f003 020c 	and.w	r2, r3, #12
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d1eb      	bne.n	8004e0a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2b80      	cmp	r3, #128	@ 0x80
 8004e36:	d105      	bne.n	8004e44 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004e38:	4b38      	ldr	r3, [pc, #224]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	4a37      	ldr	r2, [pc, #220]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e42:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d010      	beq.n	8004e72 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	4b31      	ldr	r3, [pc, #196]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d208      	bcs.n	8004e72 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e60:	4b2e      	ldr	r3, [pc, #184]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	492b      	ldr	r1, [pc, #172]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e72:	4b29      	ldr	r3, [pc, #164]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d210      	bcs.n	8004ea2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e80:	4b25      	ldr	r3, [pc, #148]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f023 020f 	bic.w	r2, r3, #15
 8004e88:	4923      	ldr	r1, [pc, #140]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e90:	4b21      	ldr	r3, [pc, #132]	@ (8004f18 <HAL_RCC_ClockConfig+0x25c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 030f 	and.w	r3, r3, #15
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d001      	beq.n	8004ea2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e036      	b.n	8004f10 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d008      	beq.n	8004ec0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004eae:	4b1b      	ldr	r3, [pc, #108]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	4918      	ldr	r1, [pc, #96]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0308 	and.w	r3, r3, #8
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d009      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ecc:	4b13      	ldr	r3, [pc, #76]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4910      	ldr	r1, [pc, #64]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ee0:	f000 f826 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <HAL_RCC_ClockConfig+0x260>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	091b      	lsrs	r3, r3, #4
 8004eec:	f003 030f 	and.w	r3, r3, #15
 8004ef0:	490c      	ldr	r1, [pc, #48]	@ (8004f24 <HAL_RCC_ClockConfig+0x268>)
 8004ef2:	5ccb      	ldrb	r3, [r1, r3]
 8004ef4:	f003 031f 	and.w	r3, r3, #31
 8004ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8004efc:	4a0a      	ldr	r2, [pc, #40]	@ (8004f28 <HAL_RCC_ClockConfig+0x26c>)
 8004efe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f00:	4b0a      	ldr	r3, [pc, #40]	@ (8004f2c <HAL_RCC_ClockConfig+0x270>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fd fb13 	bl	8002530 <HAL_InitTick>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	73fb      	strb	r3, [r7, #15]

  return status;
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3718      	adds	r7, #24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40022000 	.word	0x40022000
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	04c4b400 	.word	0x04c4b400
 8004f24:	0800a1d4 	.word	0x0800a1d4
 8004f28:	20006008 	.word	0x20006008
 8004f2c:	2000600c 	.word	0x2000600c

08004f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b089      	sub	sp, #36	@ 0x24
 8004f34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	61fb      	str	r3, [r7, #28]
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f3e:	4b3e      	ldr	r3, [pc, #248]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f48:	4b3b      	ldr	r3, [pc, #236]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f003 0303 	and.w	r3, r3, #3
 8004f50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d005      	beq.n	8004f64 <HAL_RCC_GetSysClockFreq+0x34>
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b0c      	cmp	r3, #12
 8004f5c:	d121      	bne.n	8004fa2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d11e      	bne.n	8004fa2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f64:	4b34      	ldr	r3, [pc, #208]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0308 	and.w	r3, r3, #8
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d107      	bne.n	8004f80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f70:	4b31      	ldr	r3, [pc, #196]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f76:	0a1b      	lsrs	r3, r3, #8
 8004f78:	f003 030f 	and.w	r3, r3, #15
 8004f7c:	61fb      	str	r3, [r7, #28]
 8004f7e:	e005      	b.n	8004f8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f80:	4b2d      	ldr	r3, [pc, #180]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f8c:	4a2b      	ldr	r2, [pc, #172]	@ (800503c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10d      	bne.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004fa0:	e00a      	b.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d102      	bne.n	8004fae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fa8:	4b25      	ldr	r3, [pc, #148]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x110>)
 8004faa:	61bb      	str	r3, [r7, #24]
 8004fac:	e004      	b.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fb4:	4b23      	ldr	r3, [pc, #140]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x114>)
 8004fb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	2b0c      	cmp	r3, #12
 8004fbc:	d134      	bne.n	8005028 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d003      	beq.n	8004fd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	2b03      	cmp	r3, #3
 8004fd2:	d003      	beq.n	8004fdc <HAL_RCC_GetSysClockFreq+0xac>
 8004fd4:	e005      	b.n	8004fe2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x110>)
 8004fd8:	617b      	str	r3, [r7, #20]
      break;
 8004fda:	e005      	b.n	8004fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004fdc:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x114>)
 8004fde:	617b      	str	r3, [r7, #20]
      break;
 8004fe0:	e002      	b.n	8004fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	617b      	str	r3, [r7, #20]
      break;
 8004fe6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004fe8:	4b13      	ldr	r3, [pc, #76]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 030f 	and.w	r3, r3, #15
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ff6:	4b10      	ldr	r3, [pc, #64]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	0a1b      	lsrs	r3, r3, #8
 8004ffc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	fb03 f202 	mul.w	r2, r3, r2
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800500e:	4b0a      	ldr	r3, [pc, #40]	@ (8005038 <HAL_RCC_GetSysClockFreq+0x108>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	0e5b      	lsrs	r3, r3, #25
 8005014:	f003 0303 	and.w	r3, r3, #3
 8005018:	3301      	adds	r3, #1
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005028:	69bb      	ldr	r3, [r7, #24]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3724      	adds	r7, #36	@ 0x24
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	40021000 	.word	0x40021000
 800503c:	0800a1ec 	.word	0x0800a1ec
 8005040:	00f42400 	.word	0x00f42400
 8005044:	007a1200 	.word	0x007a1200

08005048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800504c:	4b03      	ldr	r3, [pc, #12]	@ (800505c <HAL_RCC_GetHCLKFreq+0x14>)
 800504e:	681b      	ldr	r3, [r3, #0]
}
 8005050:	4618      	mov	r0, r3
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	20006008 	.word	0x20006008

08005060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005064:	f7ff fff0 	bl	8005048 <HAL_RCC_GetHCLKFreq>
 8005068:	4602      	mov	r2, r0
 800506a:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	0a1b      	lsrs	r3, r3, #8
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	4904      	ldr	r1, [pc, #16]	@ (8005088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005076:	5ccb      	ldrb	r3, [r1, r3]
 8005078:	f003 031f 	and.w	r3, r3, #31
 800507c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005080:	4618      	mov	r0, r3
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40021000 	.word	0x40021000
 8005088:	0800a1e4 	.word	0x0800a1e4

0800508c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005090:	f7ff ffda 	bl	8005048 <HAL_RCC_GetHCLKFreq>
 8005094:	4602      	mov	r2, r0
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	0adb      	lsrs	r3, r3, #11
 800509c:	f003 0307 	and.w	r3, r3, #7
 80050a0:	4904      	ldr	r1, [pc, #16]	@ (80050b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050a2:	5ccb      	ldrb	r3, [r1, r3]
 80050a4:	f003 031f 	and.w	r3, r3, #31
 80050a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40021000 	.word	0x40021000
 80050b4:	0800a1e4 	.word	0x0800a1e4

080050b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80050c0:	2300      	movs	r3, #0
 80050c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80050c4:	4b27      	ldr	r3, [pc, #156]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80050d0:	f7ff f916 	bl	8004300 <HAL_PWREx_GetVoltageRange>
 80050d4:	6178      	str	r0, [r7, #20]
 80050d6:	e014      	b.n	8005102 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80050d8:	4b22      	ldr	r3, [pc, #136]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050dc:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80050e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80050f0:	f7ff f906 	bl	8004300 <HAL_PWREx_GetVoltageRange>
 80050f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80050f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005164 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005100:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005108:	d10b      	bne.n	8005122 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b80      	cmp	r3, #128	@ 0x80
 800510e:	d913      	bls.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2ba0      	cmp	r3, #160	@ 0xa0
 8005114:	d902      	bls.n	800511c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005116:	2302      	movs	r3, #2
 8005118:	613b      	str	r3, [r7, #16]
 800511a:	e00d      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800511c:	2301      	movs	r3, #1
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	e00a      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b7f      	cmp	r3, #127	@ 0x7f
 8005126:	d902      	bls.n	800512e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005128:	2302      	movs	r3, #2
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	e004      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b70      	cmp	r3, #112	@ 0x70
 8005132:	d101      	bne.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005134:	2301      	movs	r3, #1
 8005136:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005138:	4b0b      	ldr	r3, [pc, #44]	@ (8005168 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f023 020f 	bic.w	r2, r3, #15
 8005140:	4909      	ldr	r1, [pc, #36]	@ (8005168 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005148:	4b07      	ldr	r3, [pc, #28]	@ (8005168 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 030f 	and.w	r3, r3, #15
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	429a      	cmp	r2, r3
 8005154:	d001      	beq.n	800515a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40021000 	.word	0x40021000
 8005168:	40022000 	.word	0x40022000

0800516c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005172:	4b2d      	ldr	r3, [pc, #180]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b03      	cmp	r3, #3
 8005180:	d00b      	beq.n	800519a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b03      	cmp	r3, #3
 8005186:	d825      	bhi.n	80051d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d008      	beq.n	80051a0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2b02      	cmp	r3, #2
 8005192:	d11f      	bne.n	80051d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005194:	4b25      	ldr	r3, [pc, #148]	@ (800522c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005196:	613b      	str	r3, [r7, #16]
    break;
 8005198:	e01f      	b.n	80051da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800519a:	4b25      	ldr	r3, [pc, #148]	@ (8005230 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800519c:	613b      	str	r3, [r7, #16]
    break;
 800519e:	e01c      	b.n	80051da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80051a0:	4b21      	ldr	r3, [pc, #132]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d107      	bne.n	80051bc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80051ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051b2:	0a1b      	lsrs	r3, r3, #8
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e005      	b.n	80051c8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80051bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	091b      	lsrs	r3, r3, #4
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80051c8:	4a1a      	ldr	r2, [pc, #104]	@ (8005234 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d0:	613b      	str	r3, [r7, #16]
    break;
 80051d2:	e002      	b.n	80051da <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	613b      	str	r3, [r7, #16]
    break;
 80051d8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051da:	4b13      	ldr	r3, [pc, #76]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	091b      	lsrs	r3, r3, #4
 80051e0:	f003 030f 	and.w	r3, r3, #15
 80051e4:	3301      	adds	r3, #1
 80051e6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	0a1b      	lsrs	r3, r3, #8
 80051ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	fb03 f202 	mul.w	r2, r3, r2
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005200:	4b09      	ldr	r3, [pc, #36]	@ (8005228 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	0e5b      	lsrs	r3, r3, #25
 8005206:	f003 0303 	and.w	r3, r3, #3
 800520a:	3301      	adds	r3, #1
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	fbb2 f3f3 	udiv	r3, r2, r3
 8005218:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800521a:	683b      	ldr	r3, [r7, #0]
}
 800521c:	4618      	mov	r0, r3
 800521e:	371c      	adds	r7, #28
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr
 8005228:	40021000 	.word	0x40021000
 800522c:	00f42400 	.word	0x00f42400
 8005230:	007a1200 	.word	0x007a1200
 8005234:	0800a1ec 	.word	0x0800a1ec

08005238 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005240:	2300      	movs	r3, #0
 8005242:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005244:	2300      	movs	r3, #0
 8005246:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005250:	2b00      	cmp	r3, #0
 8005252:	d040      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005258:	2b80      	cmp	r3, #128	@ 0x80
 800525a:	d02a      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800525c:	2b80      	cmp	r3, #128	@ 0x80
 800525e:	d825      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005260:	2b60      	cmp	r3, #96	@ 0x60
 8005262:	d026      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005264:	2b60      	cmp	r3, #96	@ 0x60
 8005266:	d821      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005268:	2b40      	cmp	r3, #64	@ 0x40
 800526a:	d006      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800526c:	2b40      	cmp	r3, #64	@ 0x40
 800526e:	d81d      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005270:	2b00      	cmp	r3, #0
 8005272:	d009      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005274:	2b20      	cmp	r3, #32
 8005276:	d010      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005278:	e018      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800527a:	4b89      	ldr	r3, [pc, #548]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	4a88      	ldr	r2, [pc, #544]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005284:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005286:	e015      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3304      	adds	r3, #4
 800528c:	2100      	movs	r1, #0
 800528e:	4618      	mov	r0, r3
 8005290:	f000 fb02 	bl	8005898 <RCCEx_PLLSAI1_Config>
 8005294:	4603      	mov	r3, r0
 8005296:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005298:	e00c      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	3320      	adds	r3, #32
 800529e:	2100      	movs	r1, #0
 80052a0:	4618      	mov	r0, r3
 80052a2:	f000 fbed 	bl	8005a80 <RCCEx_PLLSAI2_Config>
 80052a6:	4603      	mov	r3, r0
 80052a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052aa:	e003      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	74fb      	strb	r3, [r7, #19]
      break;
 80052b0:	e000      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80052b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052b4:	7cfb      	ldrb	r3, [r7, #19]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10b      	bne.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052ba:	4b79      	ldr	r3, [pc, #484]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052c0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052c8:	4975      	ldr	r1, [pc, #468]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80052d0:	e001      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d2:	7cfb      	ldrb	r3, [r7, #19]
 80052d4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d047      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ea:	d030      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f0:	d82a      	bhi.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052f6:	d02a      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052fc:	d824      	bhi.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005302:	d008      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005308:	d81e      	bhi.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00a      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800530e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005312:	d010      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005314:	e018      	b.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005316:	4b62      	ldr	r3, [pc, #392]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	4a61      	ldr	r2, [pc, #388]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800531c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005320:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005322:	e015      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	2100      	movs	r1, #0
 800532a:	4618      	mov	r0, r3
 800532c:	f000 fab4 	bl	8005898 <RCCEx_PLLSAI1_Config>
 8005330:	4603      	mov	r3, r0
 8005332:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005334:	e00c      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3320      	adds	r3, #32
 800533a:	2100      	movs	r1, #0
 800533c:	4618      	mov	r0, r3
 800533e:	f000 fb9f 	bl	8005a80 <RCCEx_PLLSAI2_Config>
 8005342:	4603      	mov	r3, r0
 8005344:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005346:	e003      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	74fb      	strb	r3, [r7, #19]
      break;
 800534c:	e000      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800534e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005350:	7cfb      	ldrb	r3, [r7, #19]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10b      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005356:	4b52      	ldr	r3, [pc, #328]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005358:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800535c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005364:	494e      	ldr	r1, [pc, #312]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005366:	4313      	orrs	r3, r2
 8005368:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800536c:	e001      	b.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800536e:	7cfb      	ldrb	r3, [r7, #19]
 8005370:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 809f 	beq.w	80054be <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005380:	2300      	movs	r3, #0
 8005382:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005384:	4b46      	ldr	r3, [pc, #280]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005390:	2301      	movs	r3, #1
 8005392:	e000      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005394:	2300      	movs	r3, #0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00d      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539a:	4b41      	ldr	r3, [pc, #260]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800539c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539e:	4a40      	ldr	r2, [pc, #256]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80053a6:	4b3e      	ldr	r3, [pc, #248]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053b2:	2301      	movs	r3, #1
 80053b4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053b6:	4b3b      	ldr	r3, [pc, #236]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a3a      	ldr	r2, [pc, #232]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053c2:	f7fd f905 	bl	80025d0 <HAL_GetTick>
 80053c6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053c8:	e009      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ca:	f7fd f901 	bl	80025d0 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d902      	bls.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	74fb      	strb	r3, [r7, #19]
        break;
 80053dc:	e005      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053de:	4b31      	ldr	r3, [pc, #196]	@ (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d0ef      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80053ea:	7cfb      	ldrb	r3, [r7, #19]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d15b      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053f0:	4b2b      	ldr	r3, [pc, #172]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053fa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d01f      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005408:	697a      	ldr	r2, [r7, #20]
 800540a:	429a      	cmp	r2, r3
 800540c:	d019      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800540e:	4b24      	ldr	r3, [pc, #144]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005418:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800541a:	4b21      	ldr	r3, [pc, #132]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800541c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005420:	4a1f      	ldr	r2, [pc, #124]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005422:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005426:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800542a:	4b1d      	ldr	r3, [pc, #116]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800542c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005430:	4a1b      	ldr	r2, [pc, #108]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005436:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800543a:	4a19      	ldr	r2, [pc, #100]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	d016      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544c:	f7fd f8c0 	bl	80025d0 <HAL_GetTick>
 8005450:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005452:	e00b      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005454:	f7fd f8bc 	bl	80025d0 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005462:	4293      	cmp	r3, r2
 8005464:	d902      	bls.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	74fb      	strb	r3, [r7, #19]
            break;
 800546a:	e006      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800546c:	4b0c      	ldr	r3, [pc, #48]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800546e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0ec      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800547a:	7cfb      	ldrb	r3, [r7, #19]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10c      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005480:	4b07      	ldr	r3, [pc, #28]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005486:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005490:	4903      	ldr	r1, [pc, #12]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005492:	4313      	orrs	r3, r2
 8005494:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005498:	e008      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800549a:	7cfb      	ldrb	r3, [r7, #19]
 800549c:	74bb      	strb	r3, [r7, #18]
 800549e:	e005      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x274>
 80054a0:	40021000 	.word	0x40021000
 80054a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a8:	7cfb      	ldrb	r3, [r7, #19]
 80054aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054ac:	7c7b      	ldrb	r3, [r7, #17]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d105      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b2:	4ba0      	ldr	r3, [pc, #640]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b6:	4a9f      	ldr	r2, [pc, #636]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054ca:	4b9a      	ldr	r3, [pc, #616]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d0:	f023 0203 	bic.w	r2, r3, #3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054d8:	4996      	ldr	r1, [pc, #600]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00a      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054ec:	4b91      	ldr	r3, [pc, #580]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f2:	f023 020c 	bic.w	r2, r3, #12
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	498e      	ldr	r1, [pc, #568]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800550e:	4b89      	ldr	r3, [pc, #548]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005514:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551c:	4985      	ldr	r1, [pc, #532]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800551e:	4313      	orrs	r3, r2
 8005520:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00a      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005530:	4b80      	ldr	r3, [pc, #512]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005536:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800553e:	497d      	ldr	r1, [pc, #500]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0310 	and.w	r3, r3, #16
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00a      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005552:	4b78      	ldr	r3, [pc, #480]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005558:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005560:	4974      	ldr	r1, [pc, #464]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005562:	4313      	orrs	r3, r2
 8005564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0320 	and.w	r3, r3, #32
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005574:	4b6f      	ldr	r3, [pc, #444]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800557a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005582:	496c      	ldr	r1, [pc, #432]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005584:	4313      	orrs	r3, r2
 8005586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005596:	4b67      	ldr	r3, [pc, #412]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055a4:	4963      	ldr	r1, [pc, #396]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00a      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80055b8:	4b5e      	ldr	r3, [pc, #376]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055c6:	495b      	ldr	r1, [pc, #364]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055da:	4b56      	ldr	r3, [pc, #344]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e8:	4952      	ldr	r1, [pc, #328]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00a      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055fc:	4b4d      	ldr	r3, [pc, #308]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005602:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800560a:	494a      	ldr	r1, [pc, #296]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800560c:	4313      	orrs	r3, r2
 800560e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800561e:	4b45      	ldr	r3, [pc, #276]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005624:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800562c:	4941      	ldr	r1, [pc, #260]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00a      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005640:	4b3c      	ldr	r3, [pc, #240]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005642:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005646:	f023 0203 	bic.w	r2, r3, #3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800564e:	4939      	ldr	r1, [pc, #228]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d028      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005662:	4b34      	ldr	r3, [pc, #208]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005668:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005670:	4930      	ldr	r1, [pc, #192]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800567c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005680:	d106      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005682:	4b2c      	ldr	r3, [pc, #176]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	4a2b      	ldr	r2, [pc, #172]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005688:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800568c:	60d3      	str	r3, [r2, #12]
 800568e:	e011      	b.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005694:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005698:	d10c      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3304      	adds	r3, #4
 800569e:	2101      	movs	r1, #1
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f8f9 	bl	8005898 <RCCEx_PLLSAI1_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80056aa:	7cfb      	ldrb	r3, [r7, #19]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d04d      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c8:	d108      	bne.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80056ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056d0:	4a18      	ldr	r2, [pc, #96]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056d6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80056da:	e012      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056dc:	4b15      	ldr	r3, [pc, #84]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056e2:	4a14      	ldr	r2, [pc, #80]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056e8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80056ec:	4b11      	ldr	r3, [pc, #68]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056fa:	490e      	ldr	r1, [pc, #56]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800570a:	d106      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800570c:	4b09      	ldr	r3, [pc, #36]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	4a08      	ldr	r2, [pc, #32]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005716:	60d3      	str	r3, [r2, #12]
 8005718:	e020      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800571e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005722:	d109      	bne.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005724:	4b03      	ldr	r3, [pc, #12]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	4a02      	ldr	r2, [pc, #8]	@ (8005734 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800572a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572e:	60d3      	str	r3, [r2, #12]
 8005730:	e014      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005732:	bf00      	nop
 8005734:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800573c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005740:	d10c      	bne.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3304      	adds	r3, #4
 8005746:	2101      	movs	r1, #1
 8005748:	4618      	mov	r0, r3
 800574a:	f000 f8a5 	bl	8005898 <RCCEx_PLLSAI1_Config>
 800574e:	4603      	mov	r3, r0
 8005750:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005752:	7cfb      	ldrb	r3, [r7, #19]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005758:	7cfb      	ldrb	r3, [r7, #19]
 800575a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d028      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005768:	4b4a      	ldr	r3, [pc, #296]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800576a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800576e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005776:	4947      	ldr	r1, [pc, #284]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005778:	4313      	orrs	r3, r2
 800577a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005786:	d106      	bne.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005788:	4b42      	ldr	r3, [pc, #264]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	4a41      	ldr	r2, [pc, #260]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800578e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005792:	60d3      	str	r3, [r2, #12]
 8005794:	e011      	b.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800579a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800579e:	d10c      	bne.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	3304      	adds	r3, #4
 80057a4:	2101      	movs	r1, #1
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 f876 	bl	8005898 <RCCEx_PLLSAI1_Config>
 80057ac:	4603      	mov	r3, r0
 80057ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057b0:	7cfb      	ldrb	r3, [r7, #19]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80057b6:	7cfb      	ldrb	r3, [r7, #19]
 80057b8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d01e      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057c6:	4b33      	ldr	r3, [pc, #204]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057cc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057d6:	492f      	ldr	r1, [pc, #188]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057e8:	d10c      	bne.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3304      	adds	r3, #4
 80057ee:	2102      	movs	r1, #2
 80057f0:	4618      	mov	r0, r3
 80057f2:	f000 f851 	bl	8005898 <RCCEx_PLLSAI1_Config>
 80057f6:	4603      	mov	r3, r0
 80057f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057fa:	7cfb      	ldrb	r3, [r7, #19]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005800:	7cfb      	ldrb	r3, [r7, #19]
 8005802:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00b      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005810:	4b20      	ldr	r3, [pc, #128]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005812:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005816:	f023 0204 	bic.w	r2, r3, #4
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005820:	491c      	ldr	r1, [pc, #112]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005822:	4313      	orrs	r3, r2
 8005824:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00b      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005834:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800583a:	f023 0218 	bic.w	r2, r3, #24
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005844:	4913      	ldr	r1, [pc, #76]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d017      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005858:	4b0e      	ldr	r3, [pc, #56]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800585a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800585e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005868:	490a      	ldr	r1, [pc, #40]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005876:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800587a:	d105      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800587c:	4b05      	ldr	r3, [pc, #20]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4a04      	ldr	r2, [pc, #16]	@ (8005894 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005886:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005888:	7cbb      	ldrb	r3, [r7, #18]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40021000 	.word	0x40021000

08005898 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058a6:	4b72      	ldr	r3, [pc, #456]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00e      	beq.n	80058d0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80058b2:	4b6f      	ldr	r3, [pc, #444]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	f003 0203 	and.w	r2, r3, #3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d103      	bne.n	80058ca <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
       ||
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d142      	bne.n	8005950 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
 80058ce:	e03f      	b.n	8005950 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	d018      	beq.n	800590a <RCCEx_PLLSAI1_Config+0x72>
 80058d8:	2b03      	cmp	r3, #3
 80058da:	d825      	bhi.n	8005928 <RCCEx_PLLSAI1_Config+0x90>
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d002      	beq.n	80058e6 <RCCEx_PLLSAI1_Config+0x4e>
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d009      	beq.n	80058f8 <RCCEx_PLLSAI1_Config+0x60>
 80058e4:	e020      	b.n	8005928 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058e6:	4b62      	ldr	r3, [pc, #392]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d11d      	bne.n	800592e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f6:	e01a      	b.n	800592e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058f8:	4b5d      	ldr	r3, [pc, #372]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005900:	2b00      	cmp	r3, #0
 8005902:	d116      	bne.n	8005932 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005908:	e013      	b.n	8005932 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800590a:	4b59      	ldr	r3, [pc, #356]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10f      	bne.n	8005936 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005916:	4b56      	ldr	r3, [pc, #344]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d109      	bne.n	8005936 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005926:	e006      	b.n	8005936 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	73fb      	strb	r3, [r7, #15]
      break;
 800592c:	e004      	b.n	8005938 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800592e:	bf00      	nop
 8005930:	e002      	b.n	8005938 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005932:	bf00      	nop
 8005934:	e000      	b.n	8005938 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005936:	bf00      	nop
    }

    if(status == HAL_OK)
 8005938:	7bfb      	ldrb	r3, [r7, #15]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d108      	bne.n	8005950 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800593e:	4b4c      	ldr	r3, [pc, #304]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f023 0203 	bic.w	r2, r3, #3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4949      	ldr	r1, [pc, #292]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 800594c:	4313      	orrs	r3, r2
 800594e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005950:	7bfb      	ldrb	r3, [r7, #15]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f040 8086 	bne.w	8005a64 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005958:	4b45      	ldr	r3, [pc, #276]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a44      	ldr	r2, [pc, #272]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 800595e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005962:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005964:	f7fc fe34 	bl	80025d0 <HAL_GetTick>
 8005968:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800596a:	e009      	b.n	8005980 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800596c:	f7fc fe30 	bl	80025d0 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d902      	bls.n	8005980 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	73fb      	strb	r3, [r7, #15]
        break;
 800597e:	e005      	b.n	800598c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005980:	4b3b      	ldr	r3, [pc, #236]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1ef      	bne.n	800596c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800598c:	7bfb      	ldrb	r3, [r7, #15]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d168      	bne.n	8005a64 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d113      	bne.n	80059c0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005998:	4b35      	ldr	r3, [pc, #212]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 800599a:	691a      	ldr	r2, [r3, #16]
 800599c:	4b35      	ldr	r3, [pc, #212]	@ (8005a74 <RCCEx_PLLSAI1_Config+0x1dc>)
 800599e:	4013      	ands	r3, r2
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6892      	ldr	r2, [r2, #8]
 80059a4:	0211      	lsls	r1, r2, #8
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	68d2      	ldr	r2, [r2, #12]
 80059aa:	06d2      	lsls	r2, r2, #27
 80059ac:	4311      	orrs	r1, r2
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	6852      	ldr	r2, [r2, #4]
 80059b2:	3a01      	subs	r2, #1
 80059b4:	0112      	lsls	r2, r2, #4
 80059b6:	430a      	orrs	r2, r1
 80059b8:	492d      	ldr	r1, [pc, #180]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	610b      	str	r3, [r1, #16]
 80059be:	e02d      	b.n	8005a1c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d115      	bne.n	80059f2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059c6:	4b2a      	ldr	r3, [pc, #168]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059c8:	691a      	ldr	r2, [r3, #16]
 80059ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005a78 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059cc:	4013      	ands	r3, r2
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6892      	ldr	r2, [r2, #8]
 80059d2:	0211      	lsls	r1, r2, #8
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6912      	ldr	r2, [r2, #16]
 80059d8:	0852      	lsrs	r2, r2, #1
 80059da:	3a01      	subs	r2, #1
 80059dc:	0552      	lsls	r2, r2, #21
 80059de:	4311      	orrs	r1, r2
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	6852      	ldr	r2, [r2, #4]
 80059e4:	3a01      	subs	r2, #1
 80059e6:	0112      	lsls	r2, r2, #4
 80059e8:	430a      	orrs	r2, r1
 80059ea:	4921      	ldr	r1, [pc, #132]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	610b      	str	r3, [r1, #16]
 80059f0:	e014      	b.n	8005a1c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059f2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059f4:	691a      	ldr	r2, [r3, #16]
 80059f6:	4b21      	ldr	r3, [pc, #132]	@ (8005a7c <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f8:	4013      	ands	r3, r2
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	6892      	ldr	r2, [r2, #8]
 80059fe:	0211      	lsls	r1, r2, #8
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6952      	ldr	r2, [r2, #20]
 8005a04:	0852      	lsrs	r2, r2, #1
 8005a06:	3a01      	subs	r2, #1
 8005a08:	0652      	lsls	r2, r2, #25
 8005a0a:	4311      	orrs	r1, r2
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	6852      	ldr	r2, [r2, #4]
 8005a10:	3a01      	subs	r2, #1
 8005a12:	0112      	lsls	r2, r2, #4
 8005a14:	430a      	orrs	r2, r1
 8005a16:	4916      	ldr	r1, [pc, #88]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a1c:	4b14      	ldr	r3, [pc, #80]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a13      	ldr	r2, [pc, #76]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a28:	f7fc fdd2 	bl	80025d0 <HAL_GetTick>
 8005a2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a2e:	e009      	b.n	8005a44 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a30:	f7fc fdce 	bl	80025d0 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d902      	bls.n	8005a44 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	73fb      	strb	r3, [r7, #15]
          break;
 8005a42:	e005      	b.n	8005a50 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a44:	4b0a      	ldr	r3, [pc, #40]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ef      	beq.n	8005a30 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d106      	bne.n	8005a64 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005a56:	4b06      	ldr	r3, [pc, #24]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a58:	691a      	ldr	r2, [r3, #16]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	4904      	ldr	r1, [pc, #16]	@ (8005a70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40021000 	.word	0x40021000
 8005a74:	07ff800f 	.word	0x07ff800f
 8005a78:	ff9f800f 	.word	0xff9f800f
 8005a7c:	f9ff800f 	.word	0xf9ff800f

08005a80 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a8e:	4b72      	ldr	r3, [pc, #456]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00e      	beq.n	8005ab8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	f003 0203 	and.w	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d103      	bne.n	8005ab2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
       ||
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d142      	bne.n	8005b38 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	73fb      	strb	r3, [r7, #15]
 8005ab6:	e03f      	b.n	8005b38 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2b03      	cmp	r3, #3
 8005abe:	d018      	beq.n	8005af2 <RCCEx_PLLSAI2_Config+0x72>
 8005ac0:	2b03      	cmp	r3, #3
 8005ac2:	d825      	bhi.n	8005b10 <RCCEx_PLLSAI2_Config+0x90>
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d002      	beq.n	8005ace <RCCEx_PLLSAI2_Config+0x4e>
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d009      	beq.n	8005ae0 <RCCEx_PLLSAI2_Config+0x60>
 8005acc:	e020      	b.n	8005b10 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ace:	4b62      	ldr	r3, [pc, #392]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d11d      	bne.n	8005b16 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ade:	e01a      	b.n	8005b16 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ae0:	4b5d      	ldr	r3, [pc, #372]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d116      	bne.n	8005b1a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005af0:	e013      	b.n	8005b1a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005af2:	4b59      	ldr	r3, [pc, #356]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10f      	bne.n	8005b1e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005afe:	4b56      	ldr	r3, [pc, #344]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d109      	bne.n	8005b1e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b0e:	e006      	b.n	8005b1e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	73fb      	strb	r3, [r7, #15]
      break;
 8005b14:	e004      	b.n	8005b20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b16:	bf00      	nop
 8005b18:	e002      	b.n	8005b20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b1a:	bf00      	nop
 8005b1c:	e000      	b.n	8005b20 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005b1e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b20:	7bfb      	ldrb	r3, [r7, #15]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d108      	bne.n	8005b38 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005b26:	4b4c      	ldr	r3, [pc, #304]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f023 0203 	bic.w	r2, r3, #3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4949      	ldr	r1, [pc, #292]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f040 8086 	bne.w	8005c4c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005b40:	4b45      	ldr	r3, [pc, #276]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a44      	ldr	r2, [pc, #272]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b4c:	f7fc fd40 	bl	80025d0 <HAL_GetTick>
 8005b50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b52:	e009      	b.n	8005b68 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b54:	f7fc fd3c 	bl	80025d0 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d902      	bls.n	8005b68 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	73fb      	strb	r3, [r7, #15]
        break;
 8005b66:	e005      	b.n	8005b74 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b68:	4b3b      	ldr	r3, [pc, #236]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1ef      	bne.n	8005b54 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d168      	bne.n	8005c4c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d113      	bne.n	8005ba8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b80:	4b35      	ldr	r3, [pc, #212]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	4b35      	ldr	r3, [pc, #212]	@ (8005c5c <RCCEx_PLLSAI2_Config+0x1dc>)
 8005b86:	4013      	ands	r3, r2
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6892      	ldr	r2, [r2, #8]
 8005b8c:	0211      	lsls	r1, r2, #8
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	68d2      	ldr	r2, [r2, #12]
 8005b92:	06d2      	lsls	r2, r2, #27
 8005b94:	4311      	orrs	r1, r2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6852      	ldr	r2, [r2, #4]
 8005b9a:	3a01      	subs	r2, #1
 8005b9c:	0112      	lsls	r2, r2, #4
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	492d      	ldr	r1, [pc, #180]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	614b      	str	r3, [r1, #20]
 8005ba6:	e02d      	b.n	8005c04 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d115      	bne.n	8005bda <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bae:	4b2a      	ldr	r3, [pc, #168]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bb0:	695a      	ldr	r2, [r3, #20]
 8005bb2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c60 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6892      	ldr	r2, [r2, #8]
 8005bba:	0211      	lsls	r1, r2, #8
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6912      	ldr	r2, [r2, #16]
 8005bc0:	0852      	lsrs	r2, r2, #1
 8005bc2:	3a01      	subs	r2, #1
 8005bc4:	0552      	lsls	r2, r2, #21
 8005bc6:	4311      	orrs	r1, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6852      	ldr	r2, [r2, #4]
 8005bcc:	3a01      	subs	r2, #1
 8005bce:	0112      	lsls	r2, r2, #4
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	4921      	ldr	r1, [pc, #132]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	614b      	str	r3, [r1, #20]
 8005bd8:	e014      	b.n	8005c04 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bda:	4b1f      	ldr	r3, [pc, #124]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	4b21      	ldr	r3, [pc, #132]	@ (8005c64 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	6892      	ldr	r2, [r2, #8]
 8005be6:	0211      	lsls	r1, r2, #8
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	6952      	ldr	r2, [r2, #20]
 8005bec:	0852      	lsrs	r2, r2, #1
 8005bee:	3a01      	subs	r2, #1
 8005bf0:	0652      	lsls	r2, r2, #25
 8005bf2:	4311      	orrs	r1, r2
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6852      	ldr	r2, [r2, #4]
 8005bf8:	3a01      	subs	r2, #1
 8005bfa:	0112      	lsls	r2, r2, #4
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	4916      	ldr	r1, [pc, #88]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c04:	4b14      	ldr	r3, [pc, #80]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a13      	ldr	r2, [pc, #76]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c10:	f7fc fcde 	bl	80025d0 <HAL_GetTick>
 8005c14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c16:	e009      	b.n	8005c2c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c18:	f7fc fcda 	bl	80025d0 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d902      	bls.n	8005c2c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	73fb      	strb	r3, [r7, #15]
          break;
 8005c2a:	e005      	b.n	8005c38 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0ef      	beq.n	8005c18 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005c38:	7bfb      	ldrb	r3, [r7, #15]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d106      	bne.n	8005c4c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c3e:	4b06      	ldr	r3, [pc, #24]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	4904      	ldr	r1, [pc, #16]	@ (8005c58 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	07ff800f 	.word	0x07ff800f
 8005c60:	ff9f800f 	.word	0xff9f800f
 8005c64:	f9ff800f 	.word	0xf9ff800f

08005c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e049      	b.n	8005d0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7fc fa50 	bl	8002134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	4610      	mov	r0, r2
 8005ca8:	f000 faa8 	bl	80061fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3708      	adds	r7, #8
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
	...

08005d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d001      	beq.n	8005d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e04f      	b.n	8005dd0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0201 	orr.w	r2, r2, #1
 8005d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a23      	ldr	r2, [pc, #140]	@ (8005ddc <HAL_TIM_Base_Start_IT+0xc4>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d01d      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d5a:	d018      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1f      	ldr	r2, [pc, #124]	@ (8005de0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d013      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005de4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d00e      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1c      	ldr	r2, [pc, #112]	@ (8005de8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d009      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1b      	ldr	r2, [pc, #108]	@ (8005dec <HAL_TIM_Base_Start_IT+0xd4>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d004      	beq.n	8005d8e <HAL_TIM_Base_Start_IT+0x76>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a19      	ldr	r2, [pc, #100]	@ (8005df0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d115      	bne.n	8005dba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	4b17      	ldr	r3, [pc, #92]	@ (8005df4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2b06      	cmp	r3, #6
 8005d9e:	d015      	beq.n	8005dcc <HAL_TIM_Base_Start_IT+0xb4>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005da6:	d011      	beq.n	8005dcc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0201 	orr.w	r2, r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db8:	e008      	b.n	8005dcc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 0201 	orr.w	r2, r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	e000      	b.n	8005dce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40000400 	.word	0x40000400
 8005de4:	40000800 	.word	0x40000800
 8005de8:	40000c00 	.word	0x40000c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40014000 	.word	0x40014000
 8005df4:	00010007 	.word	0x00010007

08005df8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f003 0302 	and.w	r3, r3, #2
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d020      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f003 0302 	and.w	r3, r3, #2
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01b      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0202 	mvn.w	r2, #2
 8005e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	f003 0303 	and.w	r3, r3, #3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f9bc 	bl	80061c0 <HAL_TIM_IC_CaptureCallback>
 8005e48:	e005      	b.n	8005e56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f9ae 	bl	80061ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 f9bf 	bl	80061d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d020      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d01b      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0204 	mvn.w	r2, #4
 8005e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2202      	movs	r2, #2
 8005e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f996 	bl	80061c0 <HAL_TIM_IC_CaptureCallback>
 8005e94:	e005      	b.n	8005ea2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 f988 	bl	80061ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 f999 	bl	80061d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f003 0308 	and.w	r3, r3, #8
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d020      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01b      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f06f 0208 	mvn.w	r2, #8
 8005ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2204      	movs	r2, #4
 8005eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f003 0303 	and.w	r3, r3, #3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f970 	bl	80061c0 <HAL_TIM_IC_CaptureCallback>
 8005ee0:	e005      	b.n	8005eee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f962 	bl	80061ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 f973 	bl	80061d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0310 	and.w	r3, r3, #16
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d020      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01b      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0210 	mvn.w	r2, #16
 8005f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2208      	movs	r2, #8
 8005f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f94a 	bl	80061c0 <HAL_TIM_IC_CaptureCallback>
 8005f2c:	e005      	b.n	8005f3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f93c 	bl	80061ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f94d 	bl	80061d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00c      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d007      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f06f 0201 	mvn.w	r2, #1
 8005f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f91a 	bl	8006198 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d104      	bne.n	8005f78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00c      	beq.n	8005f92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d007      	beq.n	8005f92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fb07 	bl	80065a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00c      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 faff 	bl	80065b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d00c      	beq.n	8005fda <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f907 	bl	80061e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f003 0320 	and.w	r3, r3, #32
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00c      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f06f 0220 	mvn.w	r2, #32
 8005ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 fac7 	bl	800658c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ffe:	bf00      	nop
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b084      	sub	sp, #16
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
 800600e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006010:	2300      	movs	r3, #0
 8006012:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800601a:	2b01      	cmp	r3, #1
 800601c:	d101      	bne.n	8006022 <HAL_TIM_ConfigClockSource+0x1c>
 800601e:	2302      	movs	r3, #2
 8006020:	e0b6      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x18a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2202      	movs	r2, #2
 800602e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006040:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006044:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800604c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605e:	d03e      	beq.n	80060de <HAL_TIM_ConfigClockSource+0xd8>
 8006060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006064:	f200 8087 	bhi.w	8006176 <HAL_TIM_ConfigClockSource+0x170>
 8006068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606c:	f000 8086 	beq.w	800617c <HAL_TIM_ConfigClockSource+0x176>
 8006070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006074:	d87f      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 8006076:	2b70      	cmp	r3, #112	@ 0x70
 8006078:	d01a      	beq.n	80060b0 <HAL_TIM_ConfigClockSource+0xaa>
 800607a:	2b70      	cmp	r3, #112	@ 0x70
 800607c:	d87b      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 800607e:	2b60      	cmp	r3, #96	@ 0x60
 8006080:	d050      	beq.n	8006124 <HAL_TIM_ConfigClockSource+0x11e>
 8006082:	2b60      	cmp	r3, #96	@ 0x60
 8006084:	d877      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 8006086:	2b50      	cmp	r3, #80	@ 0x50
 8006088:	d03c      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0xfe>
 800608a:	2b50      	cmp	r3, #80	@ 0x50
 800608c:	d873      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 800608e:	2b40      	cmp	r3, #64	@ 0x40
 8006090:	d058      	beq.n	8006144 <HAL_TIM_ConfigClockSource+0x13e>
 8006092:	2b40      	cmp	r3, #64	@ 0x40
 8006094:	d86f      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 8006096:	2b30      	cmp	r3, #48	@ 0x30
 8006098:	d064      	beq.n	8006164 <HAL_TIM_ConfigClockSource+0x15e>
 800609a:	2b30      	cmp	r3, #48	@ 0x30
 800609c:	d86b      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 800609e:	2b20      	cmp	r3, #32
 80060a0:	d060      	beq.n	8006164 <HAL_TIM_ConfigClockSource+0x15e>
 80060a2:	2b20      	cmp	r3, #32
 80060a4:	d867      	bhi.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d05c      	beq.n	8006164 <HAL_TIM_ConfigClockSource+0x15e>
 80060aa:	2b10      	cmp	r3, #16
 80060ac:	d05a      	beq.n	8006164 <HAL_TIM_ConfigClockSource+0x15e>
 80060ae:	e062      	b.n	8006176 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060c0:	f000 f9bc 	bl	800643c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	609a      	str	r2, [r3, #8]
      break;
 80060dc:	e04f      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ee:	f000 f9a5 	bl	800643c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006100:	609a      	str	r2, [r3, #8]
      break;
 8006102:	e03c      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006110:	461a      	mov	r2, r3
 8006112:	f000 f919 	bl	8006348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2150      	movs	r1, #80	@ 0x50
 800611c:	4618      	mov	r0, r3
 800611e:	f000 f972 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8006122:	e02c      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006130:	461a      	mov	r2, r3
 8006132:	f000 f938 	bl	80063a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2160      	movs	r1, #96	@ 0x60
 800613c:	4618      	mov	r0, r3
 800613e:	f000 f962 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8006142:	e01c      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006150:	461a      	mov	r2, r3
 8006152:	f000 f8f9 	bl	8006348 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2140      	movs	r1, #64	@ 0x40
 800615c:	4618      	mov	r0, r3
 800615e:	f000 f952 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8006162:	e00c      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4619      	mov	r1, r3
 800616e:	4610      	mov	r0, r2
 8006170:	f000 f949 	bl	8006406 <TIM_ITRx_SetConfig>
      break;
 8006174:	e003      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	73fb      	strb	r3, [r7, #15]
      break;
 800617a:	e000      	b.n	800617e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800617c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800618e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a46      	ldr	r2, [pc, #280]	@ (8006328 <TIM_Base_SetConfig+0x12c>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d013      	beq.n	800623c <TIM_Base_SetConfig+0x40>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621a:	d00f      	beq.n	800623c <TIM_Base_SetConfig+0x40>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a43      	ldr	r2, [pc, #268]	@ (800632c <TIM_Base_SetConfig+0x130>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00b      	beq.n	800623c <TIM_Base_SetConfig+0x40>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a42      	ldr	r2, [pc, #264]	@ (8006330 <TIM_Base_SetConfig+0x134>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d007      	beq.n	800623c <TIM_Base_SetConfig+0x40>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a41      	ldr	r2, [pc, #260]	@ (8006334 <TIM_Base_SetConfig+0x138>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d003      	beq.n	800623c <TIM_Base_SetConfig+0x40>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a40      	ldr	r2, [pc, #256]	@ (8006338 <TIM_Base_SetConfig+0x13c>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d108      	bne.n	800624e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a35      	ldr	r2, [pc, #212]	@ (8006328 <TIM_Base_SetConfig+0x12c>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d01f      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800625c:	d01b      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a32      	ldr	r2, [pc, #200]	@ (800632c <TIM_Base_SetConfig+0x130>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d017      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a31      	ldr	r2, [pc, #196]	@ (8006330 <TIM_Base_SetConfig+0x134>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d013      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a30      	ldr	r2, [pc, #192]	@ (8006334 <TIM_Base_SetConfig+0x138>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d00f      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2f      	ldr	r2, [pc, #188]	@ (8006338 <TIM_Base_SetConfig+0x13c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d00b      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a2e      	ldr	r2, [pc, #184]	@ (800633c <TIM_Base_SetConfig+0x140>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d007      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a2d      	ldr	r2, [pc, #180]	@ (8006340 <TIM_Base_SetConfig+0x144>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d003      	beq.n	8006296 <TIM_Base_SetConfig+0x9a>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a2c      	ldr	r2, [pc, #176]	@ (8006344 <TIM_Base_SetConfig+0x148>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d108      	bne.n	80062a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800629c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a16      	ldr	r2, [pc, #88]	@ (8006328 <TIM_Base_SetConfig+0x12c>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d00f      	beq.n	80062f4 <TIM_Base_SetConfig+0xf8>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a18      	ldr	r2, [pc, #96]	@ (8006338 <TIM_Base_SetConfig+0x13c>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00b      	beq.n	80062f4 <TIM_Base_SetConfig+0xf8>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a17      	ldr	r2, [pc, #92]	@ (800633c <TIM_Base_SetConfig+0x140>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d007      	beq.n	80062f4 <TIM_Base_SetConfig+0xf8>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <TIM_Base_SetConfig+0x144>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d003      	beq.n	80062f4 <TIM_Base_SetConfig+0xf8>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a15      	ldr	r2, [pc, #84]	@ (8006344 <TIM_Base_SetConfig+0x148>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d103      	bne.n	80062fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	691a      	ldr	r2, [r3, #16]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	2b01      	cmp	r3, #1
 800630c:	d105      	bne.n	800631a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	f023 0201 	bic.w	r2, r3, #1
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	611a      	str	r2, [r3, #16]
  }
}
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	40012c00 	.word	0x40012c00
 800632c:	40000400 	.word	0x40000400
 8006330:	40000800 	.word	0x40000800
 8006334:	40000c00 	.word	0x40000c00
 8006338:	40013400 	.word	0x40013400
 800633c:	40014000 	.word	0x40014000
 8006340:	40014400 	.word	0x40014400
 8006344:	40014800 	.word	0x40014800

08006348 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006348:	b480      	push	{r7}
 800634a:	b087      	sub	sp, #28
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f023 0201 	bic.w	r2, r3, #1
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006372:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	011b      	lsls	r3, r3, #4
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4313      	orrs	r3, r2
 800637c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f023 030a 	bic.w	r3, r3, #10
 8006384:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4313      	orrs	r3, r2
 800638c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	621a      	str	r2, [r3, #32]
}
 800639a:	bf00      	nop
 800639c:	371c      	adds	r7, #28
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b087      	sub	sp, #28
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	60f8      	str	r0, [r7, #12]
 80063ae:	60b9      	str	r1, [r7, #8]
 80063b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a1b      	ldr	r3, [r3, #32]
 80063bc:	f023 0210 	bic.w	r2, r3, #16
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	031b      	lsls	r3, r3, #12
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80063e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	621a      	str	r2, [r3, #32]
}
 80063fa:	bf00      	nop
 80063fc:	371c      	adds	r7, #28
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006406:	b480      	push	{r7}
 8006408:	b085      	sub	sp, #20
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
 800640e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800641c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4313      	orrs	r3, r2
 8006424:	f043 0307 	orr.w	r3, r3, #7
 8006428:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	609a      	str	r2, [r3, #8]
}
 8006430:	bf00      	nop
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
 8006448:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006456:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	021a      	lsls	r2, r3, #8
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	431a      	orrs	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	4313      	orrs	r3, r2
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	4313      	orrs	r3, r2
 8006468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	609a      	str	r2, [r3, #8]
}
 8006470:	bf00      	nop
 8006472:	371c      	adds	r7, #28
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800648c:	2b01      	cmp	r3, #1
 800648e:	d101      	bne.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006490:	2302      	movs	r3, #2
 8006492:	e068      	b.n	8006566 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2202      	movs	r2, #2
 80064a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d004      	beq.n	80064c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006578 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d108      	bne.n	80064da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a1e      	ldr	r2, [pc, #120]	@ (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d01d      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006506:	d018      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a1b      	ldr	r2, [pc, #108]	@ (800657c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d013      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a1a      	ldr	r2, [pc, #104]	@ (8006580 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00e      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a18      	ldr	r2, [pc, #96]	@ (8006584 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d009      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a13      	ldr	r2, [pc, #76]	@ (8006578 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d004      	beq.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a14      	ldr	r2, [pc, #80]	@ (8006588 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d10c      	bne.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006540:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	4313      	orrs	r3, r2
 800654a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68ba      	ldr	r2, [r7, #8]
 8006552:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40012c00 	.word	0x40012c00
 8006578:	40013400 	.word	0x40013400
 800657c:	40000400 	.word	0x40000400
 8006580:	40000800 	.word	0x40000800
 8006584:	40000c00 	.word	0x40000c00
 8006588:	40014000 	.word	0x40014000

0800658c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e042      	b.n	8006660 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d106      	bne.n	80065f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f7fb fdc5 	bl	800217c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2224      	movs	r2, #36	@ 0x24
 80065f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 0201 	bic.w	r2, r2, #1
 8006608:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fbb2 	bl	8006d7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f8b3 	bl	8006784 <UART_SetConfig>
 800661e:	4603      	mov	r3, r0
 8006620:	2b01      	cmp	r3, #1
 8006622:	d101      	bne.n	8006628 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e01b      	b.n	8006660 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006636:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689a      	ldr	r2, [r3, #8]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006646:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0201 	orr.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 fc31 	bl	8006ec0 <UART_CheckIdleState>
 800665e:	4603      	mov	r3, r0
}
 8006660:	4618      	mov	r0, r3
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b08a      	sub	sp, #40	@ 0x28
 800666c:	af02      	add	r7, sp, #8
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	4613      	mov	r3, r2
 8006676:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667e:	2b20      	cmp	r3, #32
 8006680:	d17b      	bne.n	800677a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_UART_Transmit+0x26>
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e074      	b.n	800677c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2221      	movs	r2, #33	@ 0x21
 800669e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066a2:	f7fb ff95 	bl	80025d0 <HAL_GetTick>
 80066a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	88fa      	ldrh	r2, [r7, #6]
 80066ac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	88fa      	ldrh	r2, [r7, #6]
 80066b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066c0:	d108      	bne.n	80066d4 <HAL_UART_Transmit+0x6c>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d104      	bne.n	80066d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066ca:	2300      	movs	r3, #0
 80066cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	61bb      	str	r3, [r7, #24]
 80066d2:	e003      	b.n	80066dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066d8:	2300      	movs	r3, #0
 80066da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066dc:	e030      	b.n	8006740 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2200      	movs	r2, #0
 80066e6:	2180      	movs	r1, #128	@ 0x80
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f000 fc93 	bl	8007014 <UART_WaitOnFlagUntilTimeout>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2220      	movs	r2, #32
 80066f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e03d      	b.n	800677c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10b      	bne.n	800671e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	881a      	ldrh	r2, [r3, #0]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006712:	b292      	uxth	r2, r2
 8006714:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	3302      	adds	r3, #2
 800671a:	61bb      	str	r3, [r7, #24]
 800671c:	e007      	b.n	800672e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	781a      	ldrb	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	3301      	adds	r3, #1
 800672c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006734:	b29b      	uxth	r3, r3
 8006736:	3b01      	subs	r3, #1
 8006738:	b29a      	uxth	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006746:	b29b      	uxth	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1c8      	bne.n	80066de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	2200      	movs	r2, #0
 8006754:	2140      	movs	r1, #64	@ 0x40
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f000 fc5c 	bl	8007014 <UART_WaitOnFlagUntilTimeout>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d005      	beq.n	800676e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e006      	b.n	800677c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	e000      	b.n	800677c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800677a:	2302      	movs	r3, #2
  }
}
 800677c:	4618      	mov	r0, r3
 800677e:	3720      	adds	r7, #32
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006788:	b08c      	sub	sp, #48	@ 0x30
 800678a:	af00      	add	r7, sp, #0
 800678c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	689a      	ldr	r2, [r3, #8]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	431a      	orrs	r2, r3
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	69db      	ldr	r3, [r3, #28]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	4baa      	ldr	r3, [pc, #680]	@ (8006a5c <UART_SetConfig+0x2d8>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	6812      	ldr	r2, [r2, #0]
 80067ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067bc:	430b      	orrs	r3, r1
 80067be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a9f      	ldr	r2, [pc, #636]	@ (8006a60 <UART_SetConfig+0x2dc>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d004      	beq.n	80067f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ec:	4313      	orrs	r3, r2
 80067ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80067fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	6812      	ldr	r2, [r2, #0]
 8006802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006804:	430b      	orrs	r3, r1
 8006806:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680e:	f023 010f 	bic.w	r1, r3, #15
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a90      	ldr	r2, [pc, #576]	@ (8006a64 <UART_SetConfig+0x2e0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d125      	bne.n	8006874 <UART_SetConfig+0xf0>
 8006828:	4b8f      	ldr	r3, [pc, #572]	@ (8006a68 <UART_SetConfig+0x2e4>)
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682e:	f003 0303 	and.w	r3, r3, #3
 8006832:	2b03      	cmp	r3, #3
 8006834:	d81a      	bhi.n	800686c <UART_SetConfig+0xe8>
 8006836:	a201      	add	r2, pc, #4	@ (adr r2, 800683c <UART_SetConfig+0xb8>)
 8006838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683c:	0800684d 	.word	0x0800684d
 8006840:	0800685d 	.word	0x0800685d
 8006844:	08006855 	.word	0x08006855
 8006848:	08006865 	.word	0x08006865
 800684c:	2301      	movs	r3, #1
 800684e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006852:	e116      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006854:	2302      	movs	r3, #2
 8006856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800685a:	e112      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800685c:	2304      	movs	r3, #4
 800685e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006862:	e10e      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006864:	2308      	movs	r3, #8
 8006866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800686a:	e10a      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800686c:	2310      	movs	r3, #16
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006872:	e106      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a7c      	ldr	r2, [pc, #496]	@ (8006a6c <UART_SetConfig+0x2e8>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d138      	bne.n	80068f0 <UART_SetConfig+0x16c>
 800687e:	4b7a      	ldr	r3, [pc, #488]	@ (8006a68 <UART_SetConfig+0x2e4>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006884:	f003 030c 	and.w	r3, r3, #12
 8006888:	2b0c      	cmp	r3, #12
 800688a:	d82d      	bhi.n	80068e8 <UART_SetConfig+0x164>
 800688c:	a201      	add	r2, pc, #4	@ (adr r2, 8006894 <UART_SetConfig+0x110>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068c9 	.word	0x080068c9
 8006898:	080068e9 	.word	0x080068e9
 800689c:	080068e9 	.word	0x080068e9
 80068a0:	080068e9 	.word	0x080068e9
 80068a4:	080068d9 	.word	0x080068d9
 80068a8:	080068e9 	.word	0x080068e9
 80068ac:	080068e9 	.word	0x080068e9
 80068b0:	080068e9 	.word	0x080068e9
 80068b4:	080068d1 	.word	0x080068d1
 80068b8:	080068e9 	.word	0x080068e9
 80068bc:	080068e9 	.word	0x080068e9
 80068c0:	080068e9 	.word	0x080068e9
 80068c4:	080068e1 	.word	0x080068e1
 80068c8:	2300      	movs	r3, #0
 80068ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ce:	e0d8      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80068d0:	2302      	movs	r3, #2
 80068d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068d6:	e0d4      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80068d8:	2304      	movs	r3, #4
 80068da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068de:	e0d0      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80068e0:	2308      	movs	r3, #8
 80068e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068e6:	e0cc      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80068e8:	2310      	movs	r3, #16
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ee:	e0c8      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a5e      	ldr	r2, [pc, #376]	@ (8006a70 <UART_SetConfig+0x2ec>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d125      	bne.n	8006946 <UART_SetConfig+0x1c2>
 80068fa:	4b5b      	ldr	r3, [pc, #364]	@ (8006a68 <UART_SetConfig+0x2e4>)
 80068fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006900:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006904:	2b30      	cmp	r3, #48	@ 0x30
 8006906:	d016      	beq.n	8006936 <UART_SetConfig+0x1b2>
 8006908:	2b30      	cmp	r3, #48	@ 0x30
 800690a:	d818      	bhi.n	800693e <UART_SetConfig+0x1ba>
 800690c:	2b20      	cmp	r3, #32
 800690e:	d00a      	beq.n	8006926 <UART_SetConfig+0x1a2>
 8006910:	2b20      	cmp	r3, #32
 8006912:	d814      	bhi.n	800693e <UART_SetConfig+0x1ba>
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <UART_SetConfig+0x19a>
 8006918:	2b10      	cmp	r3, #16
 800691a:	d008      	beq.n	800692e <UART_SetConfig+0x1aa>
 800691c:	e00f      	b.n	800693e <UART_SetConfig+0x1ba>
 800691e:	2300      	movs	r3, #0
 8006920:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006924:	e0ad      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006926:	2302      	movs	r3, #2
 8006928:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800692c:	e0a9      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800692e:	2304      	movs	r3, #4
 8006930:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006934:	e0a5      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006936:	2308      	movs	r3, #8
 8006938:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800693c:	e0a1      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800693e:	2310      	movs	r3, #16
 8006940:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006944:	e09d      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a4a      	ldr	r2, [pc, #296]	@ (8006a74 <UART_SetConfig+0x2f0>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d125      	bne.n	800699c <UART_SetConfig+0x218>
 8006950:	4b45      	ldr	r3, [pc, #276]	@ (8006a68 <UART_SetConfig+0x2e4>)
 8006952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006956:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800695a:	2bc0      	cmp	r3, #192	@ 0xc0
 800695c:	d016      	beq.n	800698c <UART_SetConfig+0x208>
 800695e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006960:	d818      	bhi.n	8006994 <UART_SetConfig+0x210>
 8006962:	2b80      	cmp	r3, #128	@ 0x80
 8006964:	d00a      	beq.n	800697c <UART_SetConfig+0x1f8>
 8006966:	2b80      	cmp	r3, #128	@ 0x80
 8006968:	d814      	bhi.n	8006994 <UART_SetConfig+0x210>
 800696a:	2b00      	cmp	r3, #0
 800696c:	d002      	beq.n	8006974 <UART_SetConfig+0x1f0>
 800696e:	2b40      	cmp	r3, #64	@ 0x40
 8006970:	d008      	beq.n	8006984 <UART_SetConfig+0x200>
 8006972:	e00f      	b.n	8006994 <UART_SetConfig+0x210>
 8006974:	2300      	movs	r3, #0
 8006976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800697a:	e082      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800697c:	2302      	movs	r3, #2
 800697e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006982:	e07e      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006984:	2304      	movs	r3, #4
 8006986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800698a:	e07a      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800698c:	2308      	movs	r3, #8
 800698e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006992:	e076      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006994:	2310      	movs	r3, #16
 8006996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800699a:	e072      	b.n	8006a82 <UART_SetConfig+0x2fe>
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a35      	ldr	r2, [pc, #212]	@ (8006a78 <UART_SetConfig+0x2f4>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d12a      	bne.n	80069fc <UART_SetConfig+0x278>
 80069a6:	4b30      	ldr	r3, [pc, #192]	@ (8006a68 <UART_SetConfig+0x2e4>)
 80069a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069b4:	d01a      	beq.n	80069ec <UART_SetConfig+0x268>
 80069b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ba:	d81b      	bhi.n	80069f4 <UART_SetConfig+0x270>
 80069bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069c0:	d00c      	beq.n	80069dc <UART_SetConfig+0x258>
 80069c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069c6:	d815      	bhi.n	80069f4 <UART_SetConfig+0x270>
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d003      	beq.n	80069d4 <UART_SetConfig+0x250>
 80069cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d0:	d008      	beq.n	80069e4 <UART_SetConfig+0x260>
 80069d2:	e00f      	b.n	80069f4 <UART_SetConfig+0x270>
 80069d4:	2300      	movs	r3, #0
 80069d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069da:	e052      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80069dc:	2302      	movs	r3, #2
 80069de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069e2:	e04e      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80069e4:	2304      	movs	r3, #4
 80069e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ea:	e04a      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80069ec:	2308      	movs	r3, #8
 80069ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069f2:	e046      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80069f4:	2310      	movs	r3, #16
 80069f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069fa:	e042      	b.n	8006a82 <UART_SetConfig+0x2fe>
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a17      	ldr	r2, [pc, #92]	@ (8006a60 <UART_SetConfig+0x2dc>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d13a      	bne.n	8006a7c <UART_SetConfig+0x2f8>
 8006a06:	4b18      	ldr	r3, [pc, #96]	@ (8006a68 <UART_SetConfig+0x2e4>)
 8006a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006a10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a14:	d01a      	beq.n	8006a4c <UART_SetConfig+0x2c8>
 8006a16:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a1a:	d81b      	bhi.n	8006a54 <UART_SetConfig+0x2d0>
 8006a1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a20:	d00c      	beq.n	8006a3c <UART_SetConfig+0x2b8>
 8006a22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a26:	d815      	bhi.n	8006a54 <UART_SetConfig+0x2d0>
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <UART_SetConfig+0x2b0>
 8006a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a30:	d008      	beq.n	8006a44 <UART_SetConfig+0x2c0>
 8006a32:	e00f      	b.n	8006a54 <UART_SetConfig+0x2d0>
 8006a34:	2300      	movs	r3, #0
 8006a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a3a:	e022      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a42:	e01e      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006a44:	2304      	movs	r3, #4
 8006a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a4a:	e01a      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006a4c:	2308      	movs	r3, #8
 8006a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a52:	e016      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006a54:	2310      	movs	r3, #16
 8006a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a5a:	e012      	b.n	8006a82 <UART_SetConfig+0x2fe>
 8006a5c:	cfff69f3 	.word	0xcfff69f3
 8006a60:	40008000 	.word	0x40008000
 8006a64:	40013800 	.word	0x40013800
 8006a68:	40021000 	.word	0x40021000
 8006a6c:	40004400 	.word	0x40004400
 8006a70:	40004800 	.word	0x40004800
 8006a74:	40004c00 	.word	0x40004c00
 8006a78:	40005000 	.word	0x40005000
 8006a7c:	2310      	movs	r3, #16
 8006a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4aae      	ldr	r2, [pc, #696]	@ (8006d40 <UART_SetConfig+0x5bc>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	f040 8097 	bne.w	8006bbc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a92:	2b08      	cmp	r3, #8
 8006a94:	d823      	bhi.n	8006ade <UART_SetConfig+0x35a>
 8006a96:	a201      	add	r2, pc, #4	@ (adr r2, 8006a9c <UART_SetConfig+0x318>)
 8006a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a9c:	08006ac1 	.word	0x08006ac1
 8006aa0:	08006adf 	.word	0x08006adf
 8006aa4:	08006ac9 	.word	0x08006ac9
 8006aa8:	08006adf 	.word	0x08006adf
 8006aac:	08006acf 	.word	0x08006acf
 8006ab0:	08006adf 	.word	0x08006adf
 8006ab4:	08006adf 	.word	0x08006adf
 8006ab8:	08006adf 	.word	0x08006adf
 8006abc:	08006ad7 	.word	0x08006ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ac0:	f7fe face 	bl	8005060 <HAL_RCC_GetPCLK1Freq>
 8006ac4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ac6:	e010      	b.n	8006aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ac8:	4b9e      	ldr	r3, [pc, #632]	@ (8006d44 <UART_SetConfig+0x5c0>)
 8006aca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006acc:	e00d      	b.n	8006aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ace:	f7fe fa2f 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 8006ad2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ad4:	e009      	b.n	8006aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ada:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006adc:	e005      	b.n	8006aea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ae8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 8130 	beq.w	8006d52 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af6:	4a94      	ldr	r2, [pc, #592]	@ (8006d48 <UART_SetConfig+0x5c4>)
 8006af8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006afc:	461a      	mov	r2, r3
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b04:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	005b      	lsls	r3, r3, #1
 8006b0e:	4413      	add	r3, r2
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d305      	bcc.n	8006b22 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d903      	bls.n	8006b2a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b28:	e113      	b.n	8006d52 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	60bb      	str	r3, [r7, #8]
 8006b30:	60fa      	str	r2, [r7, #12]
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b36:	4a84      	ldr	r2, [pc, #528]	@ (8006d48 <UART_SetConfig+0x5c4>)
 8006b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2200      	movs	r2, #0
 8006b40:	603b      	str	r3, [r7, #0]
 8006b42:	607a      	str	r2, [r7, #4]
 8006b44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b4c:	f7fa f844 	bl	8000bd8 <__aeabi_uldivmod>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	4610      	mov	r0, r2
 8006b56:	4619      	mov	r1, r3
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	020b      	lsls	r3, r1, #8
 8006b62:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b66:	0202      	lsls	r2, r0, #8
 8006b68:	6979      	ldr	r1, [r7, #20]
 8006b6a:	6849      	ldr	r1, [r1, #4]
 8006b6c:	0849      	lsrs	r1, r1, #1
 8006b6e:	2000      	movs	r0, #0
 8006b70:	460c      	mov	r4, r1
 8006b72:	4605      	mov	r5, r0
 8006b74:	eb12 0804 	adds.w	r8, r2, r4
 8006b78:	eb43 0905 	adc.w	r9, r3, r5
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	469a      	mov	sl, r3
 8006b84:	4693      	mov	fp, r2
 8006b86:	4652      	mov	r2, sl
 8006b88:	465b      	mov	r3, fp
 8006b8a:	4640      	mov	r0, r8
 8006b8c:	4649      	mov	r1, r9
 8006b8e:	f7fa f823 	bl	8000bd8 <__aeabi_uldivmod>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4613      	mov	r3, r2
 8006b98:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ba0:	d308      	bcc.n	8006bb4 <UART_SetConfig+0x430>
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ba8:	d204      	bcs.n	8006bb4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	6a3a      	ldr	r2, [r7, #32]
 8006bb0:	60da      	str	r2, [r3, #12]
 8006bb2:	e0ce      	b.n	8006d52 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006bba:	e0ca      	b.n	8006d52 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	69db      	ldr	r3, [r3, #28]
 8006bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bc4:	d166      	bne.n	8006c94 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006bc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006bca:	2b08      	cmp	r3, #8
 8006bcc:	d827      	bhi.n	8006c1e <UART_SetConfig+0x49a>
 8006bce:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd4 <UART_SetConfig+0x450>)
 8006bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd4:	08006bf9 	.word	0x08006bf9
 8006bd8:	08006c01 	.word	0x08006c01
 8006bdc:	08006c09 	.word	0x08006c09
 8006be0:	08006c1f 	.word	0x08006c1f
 8006be4:	08006c0f 	.word	0x08006c0f
 8006be8:	08006c1f 	.word	0x08006c1f
 8006bec:	08006c1f 	.word	0x08006c1f
 8006bf0:	08006c1f 	.word	0x08006c1f
 8006bf4:	08006c17 	.word	0x08006c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bf8:	f7fe fa32 	bl	8005060 <HAL_RCC_GetPCLK1Freq>
 8006bfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bfe:	e014      	b.n	8006c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c00:	f7fe fa44 	bl	800508c <HAL_RCC_GetPCLK2Freq>
 8006c04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c06:	e010      	b.n	8006c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c08:	4b4e      	ldr	r3, [pc, #312]	@ (8006d44 <UART_SetConfig+0x5c0>)
 8006c0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c0c:	e00d      	b.n	8006c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c0e:	f7fe f98f 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 8006c12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c14:	e009      	b.n	8006c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c1c:	e005      	b.n	8006c2a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f000 8090 	beq.w	8006d52 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c36:	4a44      	ldr	r2, [pc, #272]	@ (8006d48 <UART_SetConfig+0x5c4>)
 8006c38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c40:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c44:	005a      	lsls	r2, r3, #1
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	085b      	lsrs	r3, r3, #1
 8006c4c:	441a      	add	r2, r3
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c56:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c58:	6a3b      	ldr	r3, [r7, #32]
 8006c5a:	2b0f      	cmp	r3, #15
 8006c5c:	d916      	bls.n	8006c8c <UART_SetConfig+0x508>
 8006c5e:	6a3b      	ldr	r3, [r7, #32]
 8006c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c64:	d212      	bcs.n	8006c8c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	f023 030f 	bic.w	r3, r3, #15
 8006c6e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	085b      	lsrs	r3, r3, #1
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f003 0307 	and.w	r3, r3, #7
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	8bfb      	ldrh	r3, [r7, #30]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	8bfa      	ldrh	r2, [r7, #30]
 8006c88:	60da      	str	r2, [r3, #12]
 8006c8a:	e062      	b.n	8006d52 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c92:	e05e      	b.n	8006d52 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c98:	2b08      	cmp	r3, #8
 8006c9a:	d828      	bhi.n	8006cee <UART_SetConfig+0x56a>
 8006c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca4 <UART_SetConfig+0x520>)
 8006c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca2:	bf00      	nop
 8006ca4:	08006cc9 	.word	0x08006cc9
 8006ca8:	08006cd1 	.word	0x08006cd1
 8006cac:	08006cd9 	.word	0x08006cd9
 8006cb0:	08006cef 	.word	0x08006cef
 8006cb4:	08006cdf 	.word	0x08006cdf
 8006cb8:	08006cef 	.word	0x08006cef
 8006cbc:	08006cef 	.word	0x08006cef
 8006cc0:	08006cef 	.word	0x08006cef
 8006cc4:	08006ce7 	.word	0x08006ce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cc8:	f7fe f9ca 	bl	8005060 <HAL_RCC_GetPCLK1Freq>
 8006ccc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cce:	e014      	b.n	8006cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cd0:	f7fe f9dc 	bl	800508c <HAL_RCC_GetPCLK2Freq>
 8006cd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cd6:	e010      	b.n	8006cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8006d44 <UART_SetConfig+0x5c0>)
 8006cda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cdc:	e00d      	b.n	8006cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cde:	f7fe f927 	bl	8004f30 <HAL_RCC_GetSysClockFreq>
 8006ce2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ce4:	e009      	b.n	8006cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cec:	e005      	b.n	8006cfa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006cf8:	bf00      	nop
    }

    if (pclk != 0U)
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d028      	beq.n	8006d52 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d04:	4a10      	ldr	r2, [pc, #64]	@ (8006d48 <UART_SetConfig+0x5c4>)
 8006d06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	085b      	lsrs	r3, r3, #1
 8006d18:	441a      	add	r2, r3
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d22:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	2b0f      	cmp	r3, #15
 8006d28:	d910      	bls.n	8006d4c <UART_SetConfig+0x5c8>
 8006d2a:	6a3b      	ldr	r3, [r7, #32]
 8006d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d30:	d20c      	bcs.n	8006d4c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	60da      	str	r2, [r3, #12]
 8006d3c:	e009      	b.n	8006d52 <UART_SetConfig+0x5ce>
 8006d3e:	bf00      	nop
 8006d40:	40008000 	.word	0x40008000
 8006d44:	00f42400 	.word	0x00f42400
 8006d48:	0800a21c 	.word	0x0800a21c
      }
      else
      {
        ret = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2200      	movs	r2, #0
 8006d66:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006d6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3730      	adds	r7, #48	@ 0x30
 8006d76:	46bd      	mov	sp, r7
 8006d78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006d7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00a      	beq.n	8006da6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00a      	beq.n	8006dc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d00a      	beq.n	8006dea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	430a      	orrs	r2, r1
 8006de8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dee:	f003 0304 	and.w	r3, r3, #4
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00a      	beq.n	8006e0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	430a      	orrs	r2, r1
 8006e0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e10:	f003 0310 	and.w	r3, r3, #16
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d00a      	beq.n	8006e2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e32:	f003 0320 	and.w	r3, r3, #32
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00a      	beq.n	8006e50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01a      	beq.n	8006e92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e7a:	d10a      	bne.n	8006e92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00a      	beq.n	8006eb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	605a      	str	r2, [r3, #4]
  }
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b098      	sub	sp, #96	@ 0x60
 8006ec4:	af02      	add	r7, sp, #8
 8006ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ed0:	f7fb fb7e 	bl	80025d0 <HAL_GetTick>
 8006ed4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0308 	and.w	r3, r3, #8
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d12f      	bne.n	8006f44 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ee4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eec:	2200      	movs	r2, #0
 8006eee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f88e 	bl	8007014 <UART_WaitOnFlagUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d022      	beq.n	8006f44 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f06:	e853 3f00 	ldrex	r3, [r3]
 8006f0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f12:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f1e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f24:	e841 2300 	strex	r3, r2, [r1]
 8006f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1e6      	bne.n	8006efe <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e063      	b.n	800700c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0304 	and.w	r3, r3, #4
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d149      	bne.n	8006fe6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f52:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f857 	bl	8007014 <UART_WaitOnFlagUntilTimeout>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d03c      	beq.n	8006fe6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	e853 3f00 	ldrex	r3, [r3]
 8006f78:	623b      	str	r3, [r7, #32]
   return(result);
 8006f7a:	6a3b      	ldr	r3, [r7, #32]
 8006f7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f92:	e841 2300 	strex	r3, r2, [r1]
 8006f96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1e6      	bne.n	8006f6c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	3308      	adds	r3, #8
 8006fa4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	e853 3f00 	ldrex	r3, [r3]
 8006fac:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f023 0301 	bic.w	r3, r3, #1
 8006fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3308      	adds	r3, #8
 8006fbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fbe:	61fa      	str	r2, [r7, #28]
 8006fc0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	69b9      	ldr	r1, [r7, #24]
 8006fc4:	69fa      	ldr	r2, [r7, #28]
 8006fc6:	e841 2300 	strex	r3, r2, [r1]
 8006fca:	617b      	str	r3, [r7, #20]
   return(result);
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e5      	bne.n	8006f9e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e012      	b.n	800700c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3758      	adds	r7, #88	@ 0x58
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	4613      	mov	r3, r2
 8007022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007024:	e04f      	b.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702c:	d04b      	beq.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800702e:	f7fb facf 	bl	80025d0 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	69ba      	ldr	r2, [r7, #24]
 800703a:	429a      	cmp	r2, r3
 800703c:	d302      	bcc.n	8007044 <UART_WaitOnFlagUntilTimeout+0x30>
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d101      	bne.n	8007048 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007044:	2303      	movs	r3, #3
 8007046:	e04e      	b.n	80070e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0304 	and.w	r3, r3, #4
 8007052:	2b00      	cmp	r3, #0
 8007054:	d037      	beq.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b80      	cmp	r3, #128	@ 0x80
 800705a:	d034      	beq.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d031      	beq.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	69db      	ldr	r3, [r3, #28]
 8007068:	f003 0308 	and.w	r3, r3, #8
 800706c:	2b08      	cmp	r3, #8
 800706e:	d110      	bne.n	8007092 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2208      	movs	r2, #8
 8007076:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 f838 	bl	80070ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2208      	movs	r2, #8
 8007082:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e029      	b.n	80070e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800709c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a0:	d111      	bne.n	80070c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f81e 	bl	80070ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2220      	movs	r2, #32
 80070b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e00f      	b.n	80070e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	69da      	ldr	r2, [r3, #28]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	4013      	ands	r3, r2
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	bf0c      	ite	eq
 80070d6:	2301      	moveq	r3, #1
 80070d8:	2300      	movne	r3, #0
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	79fb      	ldrb	r3, [r7, #7]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d0a0      	beq.n	8007026 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070ee:	b480      	push	{r7}
 80070f0:	b095      	sub	sp, #84	@ 0x54
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800710a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	461a      	mov	r2, r3
 8007112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007114:	643b      	str	r3, [r7, #64]	@ 0x40
 8007116:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007118:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800711a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800711c:	e841 2300 	strex	r3, r2, [r1]
 8007120:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1e6      	bne.n	80070f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	3308      	adds	r3, #8
 800712e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	e853 3f00 	ldrex	r3, [r3]
 8007136:	61fb      	str	r3, [r7, #28]
   return(result);
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800713e:	f023 0301 	bic.w	r3, r3, #1
 8007142:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800714c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800714e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e3      	bne.n	8007128 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007164:	2b01      	cmp	r3, #1
 8007166:	d118      	bne.n	800719a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	60bb      	str	r3, [r7, #8]
   return(result);
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f023 0310 	bic.w	r3, r3, #16
 800717c:	647b      	str	r3, [r7, #68]	@ 0x44
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007186:	61bb      	str	r3, [r7, #24]
 8007188:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6979      	ldr	r1, [r7, #20]
 800718c:	69ba      	ldr	r2, [r7, #24]
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	613b      	str	r3, [r7, #16]
   return(result);
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e6      	bne.n	8007168 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2220      	movs	r2, #32
 800719e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80071ae:	bf00      	nop
 80071b0:	3754      	adds	r7, #84	@ 0x54
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80071ba:	b480      	push	{r7}
 80071bc:	b085      	sub	sp, #20
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d101      	bne.n	80071d0 <HAL_UARTEx_DisableFifoMode+0x16>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e027      	b.n	8007220 <HAL_UARTEx_DisableFifoMode+0x66>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2224      	movs	r2, #36	@ 0x24
 80071dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0201 	bic.w	r2, r2, #1
 80071f6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80071fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2220      	movs	r2, #32
 8007212:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007240:	2302      	movs	r3, #2
 8007242:	e02d      	b.n	80072a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2224      	movs	r2, #36	@ 0x24
 8007250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0201 	bic.w	r2, r2, #1
 800726a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	430a      	orrs	r2, r1
 800727e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f84f 	bl	8007324 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d101      	bne.n	80072c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80072bc:	2302      	movs	r3, #2
 80072be:	e02d      	b.n	800731c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2224      	movs	r2, #36	@ 0x24
 80072cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 0201 	bic.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	430a      	orrs	r2, r1
 80072fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f811 	bl	8007324 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2220      	movs	r2, #32
 800730e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007330:	2b00      	cmp	r3, #0
 8007332:	d108      	bne.n	8007346 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007344:	e031      	b.n	80073aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007346:	2308      	movs	r3, #8
 8007348:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800734a:	2308      	movs	r3, #8
 800734c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	0e5b      	lsrs	r3, r3, #25
 8007356:	b2db      	uxtb	r3, r3
 8007358:	f003 0307 	and.w	r3, r3, #7
 800735c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	0f5b      	lsrs	r3, r3, #29
 8007366:	b2db      	uxtb	r3, r3
 8007368:	f003 0307 	and.w	r3, r3, #7
 800736c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800736e:	7bbb      	ldrb	r3, [r7, #14]
 8007370:	7b3a      	ldrb	r2, [r7, #12]
 8007372:	4911      	ldr	r1, [pc, #68]	@ (80073b8 <UARTEx_SetNbDataToProcess+0x94>)
 8007374:	5c8a      	ldrb	r2, [r1, r2]
 8007376:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800737a:	7b3a      	ldrb	r2, [r7, #12]
 800737c:	490f      	ldr	r1, [pc, #60]	@ (80073bc <UARTEx_SetNbDataToProcess+0x98>)
 800737e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007380:	fb93 f3f2 	sdiv	r3, r3, r2
 8007384:	b29a      	uxth	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	7b7a      	ldrb	r2, [r7, #13]
 8007390:	4909      	ldr	r1, [pc, #36]	@ (80073b8 <UARTEx_SetNbDataToProcess+0x94>)
 8007392:	5c8a      	ldrb	r2, [r1, r2]
 8007394:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007398:	7b7a      	ldrb	r2, [r7, #13]
 800739a:	4908      	ldr	r1, [pc, #32]	@ (80073bc <UARTEx_SetNbDataToProcess+0x98>)
 800739c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800739e:	fb93 f3f2 	sdiv	r3, r3, r2
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80073aa:	bf00      	nop
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	0800a234 	.word	0x0800a234
 80073bc:	0800a23c 	.word	0x0800a23c

080073c0 <__cvt>:
 80073c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c4:	ec57 6b10 	vmov	r6, r7, d0
 80073c8:	2f00      	cmp	r7, #0
 80073ca:	460c      	mov	r4, r1
 80073cc:	4619      	mov	r1, r3
 80073ce:	463b      	mov	r3, r7
 80073d0:	bfbb      	ittet	lt
 80073d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80073d6:	461f      	movlt	r7, r3
 80073d8:	2300      	movge	r3, #0
 80073da:	232d      	movlt	r3, #45	@ 0x2d
 80073dc:	700b      	strb	r3, [r1, #0]
 80073de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80073e4:	4691      	mov	r9, r2
 80073e6:	f023 0820 	bic.w	r8, r3, #32
 80073ea:	bfbc      	itt	lt
 80073ec:	4632      	movlt	r2, r6
 80073ee:	4616      	movlt	r6, r2
 80073f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073f4:	d005      	beq.n	8007402 <__cvt+0x42>
 80073f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80073fa:	d100      	bne.n	80073fe <__cvt+0x3e>
 80073fc:	3401      	adds	r4, #1
 80073fe:	2102      	movs	r1, #2
 8007400:	e000      	b.n	8007404 <__cvt+0x44>
 8007402:	2103      	movs	r1, #3
 8007404:	ab03      	add	r3, sp, #12
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	ab02      	add	r3, sp, #8
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	ec47 6b10 	vmov	d0, r6, r7
 8007410:	4653      	mov	r3, sl
 8007412:	4622      	mov	r2, r4
 8007414:	f000 fe90 	bl	8008138 <_dtoa_r>
 8007418:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800741c:	4605      	mov	r5, r0
 800741e:	d119      	bne.n	8007454 <__cvt+0x94>
 8007420:	f019 0f01 	tst.w	r9, #1
 8007424:	d00e      	beq.n	8007444 <__cvt+0x84>
 8007426:	eb00 0904 	add.w	r9, r0, r4
 800742a:	2200      	movs	r2, #0
 800742c:	2300      	movs	r3, #0
 800742e:	4630      	mov	r0, r6
 8007430:	4639      	mov	r1, r7
 8007432:	f7f9 fb61 	bl	8000af8 <__aeabi_dcmpeq>
 8007436:	b108      	cbz	r0, 800743c <__cvt+0x7c>
 8007438:	f8cd 900c 	str.w	r9, [sp, #12]
 800743c:	2230      	movs	r2, #48	@ 0x30
 800743e:	9b03      	ldr	r3, [sp, #12]
 8007440:	454b      	cmp	r3, r9
 8007442:	d31e      	bcc.n	8007482 <__cvt+0xc2>
 8007444:	9b03      	ldr	r3, [sp, #12]
 8007446:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007448:	1b5b      	subs	r3, r3, r5
 800744a:	4628      	mov	r0, r5
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	b004      	add	sp, #16
 8007450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007454:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007458:	eb00 0904 	add.w	r9, r0, r4
 800745c:	d1e5      	bne.n	800742a <__cvt+0x6a>
 800745e:	7803      	ldrb	r3, [r0, #0]
 8007460:	2b30      	cmp	r3, #48	@ 0x30
 8007462:	d10a      	bne.n	800747a <__cvt+0xba>
 8007464:	2200      	movs	r2, #0
 8007466:	2300      	movs	r3, #0
 8007468:	4630      	mov	r0, r6
 800746a:	4639      	mov	r1, r7
 800746c:	f7f9 fb44 	bl	8000af8 <__aeabi_dcmpeq>
 8007470:	b918      	cbnz	r0, 800747a <__cvt+0xba>
 8007472:	f1c4 0401 	rsb	r4, r4, #1
 8007476:	f8ca 4000 	str.w	r4, [sl]
 800747a:	f8da 3000 	ldr.w	r3, [sl]
 800747e:	4499      	add	r9, r3
 8007480:	e7d3      	b.n	800742a <__cvt+0x6a>
 8007482:	1c59      	adds	r1, r3, #1
 8007484:	9103      	str	r1, [sp, #12]
 8007486:	701a      	strb	r2, [r3, #0]
 8007488:	e7d9      	b.n	800743e <__cvt+0x7e>

0800748a <__exponent>:
 800748a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800748c:	2900      	cmp	r1, #0
 800748e:	bfba      	itte	lt
 8007490:	4249      	neglt	r1, r1
 8007492:	232d      	movlt	r3, #45	@ 0x2d
 8007494:	232b      	movge	r3, #43	@ 0x2b
 8007496:	2909      	cmp	r1, #9
 8007498:	7002      	strb	r2, [r0, #0]
 800749a:	7043      	strb	r3, [r0, #1]
 800749c:	dd29      	ble.n	80074f2 <__exponent+0x68>
 800749e:	f10d 0307 	add.w	r3, sp, #7
 80074a2:	461d      	mov	r5, r3
 80074a4:	270a      	movs	r7, #10
 80074a6:	461a      	mov	r2, r3
 80074a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80074ac:	fb07 1416 	mls	r4, r7, r6, r1
 80074b0:	3430      	adds	r4, #48	@ 0x30
 80074b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80074b6:	460c      	mov	r4, r1
 80074b8:	2c63      	cmp	r4, #99	@ 0x63
 80074ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80074be:	4631      	mov	r1, r6
 80074c0:	dcf1      	bgt.n	80074a6 <__exponent+0x1c>
 80074c2:	3130      	adds	r1, #48	@ 0x30
 80074c4:	1e94      	subs	r4, r2, #2
 80074c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80074ca:	1c41      	adds	r1, r0, #1
 80074cc:	4623      	mov	r3, r4
 80074ce:	42ab      	cmp	r3, r5
 80074d0:	d30a      	bcc.n	80074e8 <__exponent+0x5e>
 80074d2:	f10d 0309 	add.w	r3, sp, #9
 80074d6:	1a9b      	subs	r3, r3, r2
 80074d8:	42ac      	cmp	r4, r5
 80074da:	bf88      	it	hi
 80074dc:	2300      	movhi	r3, #0
 80074de:	3302      	adds	r3, #2
 80074e0:	4403      	add	r3, r0
 80074e2:	1a18      	subs	r0, r3, r0
 80074e4:	b003      	add	sp, #12
 80074e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80074ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 80074f0:	e7ed      	b.n	80074ce <__exponent+0x44>
 80074f2:	2330      	movs	r3, #48	@ 0x30
 80074f4:	3130      	adds	r1, #48	@ 0x30
 80074f6:	7083      	strb	r3, [r0, #2]
 80074f8:	70c1      	strb	r1, [r0, #3]
 80074fa:	1d03      	adds	r3, r0, #4
 80074fc:	e7f1      	b.n	80074e2 <__exponent+0x58>
	...

08007500 <_printf_float>:
 8007500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007504:	b08d      	sub	sp, #52	@ 0x34
 8007506:	460c      	mov	r4, r1
 8007508:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800750c:	4616      	mov	r6, r2
 800750e:	461f      	mov	r7, r3
 8007510:	4605      	mov	r5, r0
 8007512:	f000 fd0f 	bl	8007f34 <_localeconv_r>
 8007516:	6803      	ldr	r3, [r0, #0]
 8007518:	9304      	str	r3, [sp, #16]
 800751a:	4618      	mov	r0, r3
 800751c:	f7f8 fec0 	bl	80002a0 <strlen>
 8007520:	2300      	movs	r3, #0
 8007522:	930a      	str	r3, [sp, #40]	@ 0x28
 8007524:	f8d8 3000 	ldr.w	r3, [r8]
 8007528:	9005      	str	r0, [sp, #20]
 800752a:	3307      	adds	r3, #7
 800752c:	f023 0307 	bic.w	r3, r3, #7
 8007530:	f103 0208 	add.w	r2, r3, #8
 8007534:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007538:	f8d4 b000 	ldr.w	fp, [r4]
 800753c:	f8c8 2000 	str.w	r2, [r8]
 8007540:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007544:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007548:	9307      	str	r3, [sp, #28]
 800754a:	f8cd 8018 	str.w	r8, [sp, #24]
 800754e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007552:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007556:	4b9c      	ldr	r3, [pc, #624]	@ (80077c8 <_printf_float+0x2c8>)
 8007558:	f04f 32ff 	mov.w	r2, #4294967295
 800755c:	f7f9 fafe 	bl	8000b5c <__aeabi_dcmpun>
 8007560:	bb70      	cbnz	r0, 80075c0 <_printf_float+0xc0>
 8007562:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007566:	4b98      	ldr	r3, [pc, #608]	@ (80077c8 <_printf_float+0x2c8>)
 8007568:	f04f 32ff 	mov.w	r2, #4294967295
 800756c:	f7f9 fad8 	bl	8000b20 <__aeabi_dcmple>
 8007570:	bb30      	cbnz	r0, 80075c0 <_printf_float+0xc0>
 8007572:	2200      	movs	r2, #0
 8007574:	2300      	movs	r3, #0
 8007576:	4640      	mov	r0, r8
 8007578:	4649      	mov	r1, r9
 800757a:	f7f9 fac7 	bl	8000b0c <__aeabi_dcmplt>
 800757e:	b110      	cbz	r0, 8007586 <_printf_float+0x86>
 8007580:	232d      	movs	r3, #45	@ 0x2d
 8007582:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007586:	4a91      	ldr	r2, [pc, #580]	@ (80077cc <_printf_float+0x2cc>)
 8007588:	4b91      	ldr	r3, [pc, #580]	@ (80077d0 <_printf_float+0x2d0>)
 800758a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800758e:	bf94      	ite	ls
 8007590:	4690      	movls	r8, r2
 8007592:	4698      	movhi	r8, r3
 8007594:	2303      	movs	r3, #3
 8007596:	6123      	str	r3, [r4, #16]
 8007598:	f02b 0304 	bic.w	r3, fp, #4
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	f04f 0900 	mov.w	r9, #0
 80075a2:	9700      	str	r7, [sp, #0]
 80075a4:	4633      	mov	r3, r6
 80075a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80075a8:	4621      	mov	r1, r4
 80075aa:	4628      	mov	r0, r5
 80075ac:	f000 f9d2 	bl	8007954 <_printf_common>
 80075b0:	3001      	adds	r0, #1
 80075b2:	f040 808d 	bne.w	80076d0 <_printf_float+0x1d0>
 80075b6:	f04f 30ff 	mov.w	r0, #4294967295
 80075ba:	b00d      	add	sp, #52	@ 0x34
 80075bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c0:	4642      	mov	r2, r8
 80075c2:	464b      	mov	r3, r9
 80075c4:	4640      	mov	r0, r8
 80075c6:	4649      	mov	r1, r9
 80075c8:	f7f9 fac8 	bl	8000b5c <__aeabi_dcmpun>
 80075cc:	b140      	cbz	r0, 80075e0 <_printf_float+0xe0>
 80075ce:	464b      	mov	r3, r9
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	bfbc      	itt	lt
 80075d4:	232d      	movlt	r3, #45	@ 0x2d
 80075d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80075da:	4a7e      	ldr	r2, [pc, #504]	@ (80077d4 <_printf_float+0x2d4>)
 80075dc:	4b7e      	ldr	r3, [pc, #504]	@ (80077d8 <_printf_float+0x2d8>)
 80075de:	e7d4      	b.n	800758a <_printf_float+0x8a>
 80075e0:	6863      	ldr	r3, [r4, #4]
 80075e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80075e6:	9206      	str	r2, [sp, #24]
 80075e8:	1c5a      	adds	r2, r3, #1
 80075ea:	d13b      	bne.n	8007664 <_printf_float+0x164>
 80075ec:	2306      	movs	r3, #6
 80075ee:	6063      	str	r3, [r4, #4]
 80075f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80075f4:	2300      	movs	r3, #0
 80075f6:	6022      	str	r2, [r4, #0]
 80075f8:	9303      	str	r3, [sp, #12]
 80075fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80075fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007600:	ab09      	add	r3, sp, #36	@ 0x24
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	6861      	ldr	r1, [r4, #4]
 8007606:	ec49 8b10 	vmov	d0, r8, r9
 800760a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800760e:	4628      	mov	r0, r5
 8007610:	f7ff fed6 	bl	80073c0 <__cvt>
 8007614:	9b06      	ldr	r3, [sp, #24]
 8007616:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007618:	2b47      	cmp	r3, #71	@ 0x47
 800761a:	4680      	mov	r8, r0
 800761c:	d129      	bne.n	8007672 <_printf_float+0x172>
 800761e:	1cc8      	adds	r0, r1, #3
 8007620:	db02      	blt.n	8007628 <_printf_float+0x128>
 8007622:	6863      	ldr	r3, [r4, #4]
 8007624:	4299      	cmp	r1, r3
 8007626:	dd41      	ble.n	80076ac <_printf_float+0x1ac>
 8007628:	f1aa 0a02 	sub.w	sl, sl, #2
 800762c:	fa5f fa8a 	uxtb.w	sl, sl
 8007630:	3901      	subs	r1, #1
 8007632:	4652      	mov	r2, sl
 8007634:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007638:	9109      	str	r1, [sp, #36]	@ 0x24
 800763a:	f7ff ff26 	bl	800748a <__exponent>
 800763e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007640:	1813      	adds	r3, r2, r0
 8007642:	2a01      	cmp	r2, #1
 8007644:	4681      	mov	r9, r0
 8007646:	6123      	str	r3, [r4, #16]
 8007648:	dc02      	bgt.n	8007650 <_printf_float+0x150>
 800764a:	6822      	ldr	r2, [r4, #0]
 800764c:	07d2      	lsls	r2, r2, #31
 800764e:	d501      	bpl.n	8007654 <_printf_float+0x154>
 8007650:	3301      	adds	r3, #1
 8007652:	6123      	str	r3, [r4, #16]
 8007654:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007658:	2b00      	cmp	r3, #0
 800765a:	d0a2      	beq.n	80075a2 <_printf_float+0xa2>
 800765c:	232d      	movs	r3, #45	@ 0x2d
 800765e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007662:	e79e      	b.n	80075a2 <_printf_float+0xa2>
 8007664:	9a06      	ldr	r2, [sp, #24]
 8007666:	2a47      	cmp	r2, #71	@ 0x47
 8007668:	d1c2      	bne.n	80075f0 <_printf_float+0xf0>
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1c0      	bne.n	80075f0 <_printf_float+0xf0>
 800766e:	2301      	movs	r3, #1
 8007670:	e7bd      	b.n	80075ee <_printf_float+0xee>
 8007672:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007676:	d9db      	bls.n	8007630 <_printf_float+0x130>
 8007678:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800767c:	d118      	bne.n	80076b0 <_printf_float+0x1b0>
 800767e:	2900      	cmp	r1, #0
 8007680:	6863      	ldr	r3, [r4, #4]
 8007682:	dd0b      	ble.n	800769c <_printf_float+0x19c>
 8007684:	6121      	str	r1, [r4, #16]
 8007686:	b913      	cbnz	r3, 800768e <_printf_float+0x18e>
 8007688:	6822      	ldr	r2, [r4, #0]
 800768a:	07d0      	lsls	r0, r2, #31
 800768c:	d502      	bpl.n	8007694 <_printf_float+0x194>
 800768e:	3301      	adds	r3, #1
 8007690:	440b      	add	r3, r1
 8007692:	6123      	str	r3, [r4, #16]
 8007694:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007696:	f04f 0900 	mov.w	r9, #0
 800769a:	e7db      	b.n	8007654 <_printf_float+0x154>
 800769c:	b913      	cbnz	r3, 80076a4 <_printf_float+0x1a4>
 800769e:	6822      	ldr	r2, [r4, #0]
 80076a0:	07d2      	lsls	r2, r2, #31
 80076a2:	d501      	bpl.n	80076a8 <_printf_float+0x1a8>
 80076a4:	3302      	adds	r3, #2
 80076a6:	e7f4      	b.n	8007692 <_printf_float+0x192>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e7f2      	b.n	8007692 <_printf_float+0x192>
 80076ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80076b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076b2:	4299      	cmp	r1, r3
 80076b4:	db05      	blt.n	80076c2 <_printf_float+0x1c2>
 80076b6:	6823      	ldr	r3, [r4, #0]
 80076b8:	6121      	str	r1, [r4, #16]
 80076ba:	07d8      	lsls	r0, r3, #31
 80076bc:	d5ea      	bpl.n	8007694 <_printf_float+0x194>
 80076be:	1c4b      	adds	r3, r1, #1
 80076c0:	e7e7      	b.n	8007692 <_printf_float+0x192>
 80076c2:	2900      	cmp	r1, #0
 80076c4:	bfd4      	ite	le
 80076c6:	f1c1 0202 	rsble	r2, r1, #2
 80076ca:	2201      	movgt	r2, #1
 80076cc:	4413      	add	r3, r2
 80076ce:	e7e0      	b.n	8007692 <_printf_float+0x192>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	055a      	lsls	r2, r3, #21
 80076d4:	d407      	bmi.n	80076e6 <_printf_float+0x1e6>
 80076d6:	6923      	ldr	r3, [r4, #16]
 80076d8:	4642      	mov	r2, r8
 80076da:	4631      	mov	r1, r6
 80076dc:	4628      	mov	r0, r5
 80076de:	47b8      	blx	r7
 80076e0:	3001      	adds	r0, #1
 80076e2:	d12b      	bne.n	800773c <_printf_float+0x23c>
 80076e4:	e767      	b.n	80075b6 <_printf_float+0xb6>
 80076e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076ea:	f240 80dd 	bls.w	80078a8 <_printf_float+0x3a8>
 80076ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076f2:	2200      	movs	r2, #0
 80076f4:	2300      	movs	r3, #0
 80076f6:	f7f9 f9ff 	bl	8000af8 <__aeabi_dcmpeq>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d033      	beq.n	8007766 <_printf_float+0x266>
 80076fe:	4a37      	ldr	r2, [pc, #220]	@ (80077dc <_printf_float+0x2dc>)
 8007700:	2301      	movs	r3, #1
 8007702:	4631      	mov	r1, r6
 8007704:	4628      	mov	r0, r5
 8007706:	47b8      	blx	r7
 8007708:	3001      	adds	r0, #1
 800770a:	f43f af54 	beq.w	80075b6 <_printf_float+0xb6>
 800770e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007712:	4543      	cmp	r3, r8
 8007714:	db02      	blt.n	800771c <_printf_float+0x21c>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	07d8      	lsls	r0, r3, #31
 800771a:	d50f      	bpl.n	800773c <_printf_float+0x23c>
 800771c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af45 	beq.w	80075b6 <_printf_float+0xb6>
 800772c:	f04f 0900 	mov.w	r9, #0
 8007730:	f108 38ff 	add.w	r8, r8, #4294967295
 8007734:	f104 0a1a 	add.w	sl, r4, #26
 8007738:	45c8      	cmp	r8, r9
 800773a:	dc09      	bgt.n	8007750 <_printf_float+0x250>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	079b      	lsls	r3, r3, #30
 8007740:	f100 8103 	bmi.w	800794a <_printf_float+0x44a>
 8007744:	68e0      	ldr	r0, [r4, #12]
 8007746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007748:	4298      	cmp	r0, r3
 800774a:	bfb8      	it	lt
 800774c:	4618      	movlt	r0, r3
 800774e:	e734      	b.n	80075ba <_printf_float+0xba>
 8007750:	2301      	movs	r3, #1
 8007752:	4652      	mov	r2, sl
 8007754:	4631      	mov	r1, r6
 8007756:	4628      	mov	r0, r5
 8007758:	47b8      	blx	r7
 800775a:	3001      	adds	r0, #1
 800775c:	f43f af2b 	beq.w	80075b6 <_printf_float+0xb6>
 8007760:	f109 0901 	add.w	r9, r9, #1
 8007764:	e7e8      	b.n	8007738 <_printf_float+0x238>
 8007766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007768:	2b00      	cmp	r3, #0
 800776a:	dc39      	bgt.n	80077e0 <_printf_float+0x2e0>
 800776c:	4a1b      	ldr	r2, [pc, #108]	@ (80077dc <_printf_float+0x2dc>)
 800776e:	2301      	movs	r3, #1
 8007770:	4631      	mov	r1, r6
 8007772:	4628      	mov	r0, r5
 8007774:	47b8      	blx	r7
 8007776:	3001      	adds	r0, #1
 8007778:	f43f af1d 	beq.w	80075b6 <_printf_float+0xb6>
 800777c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007780:	ea59 0303 	orrs.w	r3, r9, r3
 8007784:	d102      	bne.n	800778c <_printf_float+0x28c>
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	07d9      	lsls	r1, r3, #31
 800778a:	d5d7      	bpl.n	800773c <_printf_float+0x23c>
 800778c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007790:	4631      	mov	r1, r6
 8007792:	4628      	mov	r0, r5
 8007794:	47b8      	blx	r7
 8007796:	3001      	adds	r0, #1
 8007798:	f43f af0d 	beq.w	80075b6 <_printf_float+0xb6>
 800779c:	f04f 0a00 	mov.w	sl, #0
 80077a0:	f104 0b1a 	add.w	fp, r4, #26
 80077a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a6:	425b      	negs	r3, r3
 80077a8:	4553      	cmp	r3, sl
 80077aa:	dc01      	bgt.n	80077b0 <_printf_float+0x2b0>
 80077ac:	464b      	mov	r3, r9
 80077ae:	e793      	b.n	80076d8 <_printf_float+0x1d8>
 80077b0:	2301      	movs	r3, #1
 80077b2:	465a      	mov	r2, fp
 80077b4:	4631      	mov	r1, r6
 80077b6:	4628      	mov	r0, r5
 80077b8:	47b8      	blx	r7
 80077ba:	3001      	adds	r0, #1
 80077bc:	f43f aefb 	beq.w	80075b6 <_printf_float+0xb6>
 80077c0:	f10a 0a01 	add.w	sl, sl, #1
 80077c4:	e7ee      	b.n	80077a4 <_printf_float+0x2a4>
 80077c6:	bf00      	nop
 80077c8:	7fefffff 	.word	0x7fefffff
 80077cc:	0800a244 	.word	0x0800a244
 80077d0:	0800a248 	.word	0x0800a248
 80077d4:	0800a24c 	.word	0x0800a24c
 80077d8:	0800a250 	.word	0x0800a250
 80077dc:	0800a254 	.word	0x0800a254
 80077e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80077e6:	4553      	cmp	r3, sl
 80077e8:	bfa8      	it	ge
 80077ea:	4653      	movge	r3, sl
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	4699      	mov	r9, r3
 80077f0:	dc36      	bgt.n	8007860 <_printf_float+0x360>
 80077f2:	f04f 0b00 	mov.w	fp, #0
 80077f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077fa:	f104 021a 	add.w	r2, r4, #26
 80077fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007800:	9306      	str	r3, [sp, #24]
 8007802:	eba3 0309 	sub.w	r3, r3, r9
 8007806:	455b      	cmp	r3, fp
 8007808:	dc31      	bgt.n	800786e <_printf_float+0x36e>
 800780a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800780c:	459a      	cmp	sl, r3
 800780e:	dc3a      	bgt.n	8007886 <_printf_float+0x386>
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	07da      	lsls	r2, r3, #31
 8007814:	d437      	bmi.n	8007886 <_printf_float+0x386>
 8007816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007818:	ebaa 0903 	sub.w	r9, sl, r3
 800781c:	9b06      	ldr	r3, [sp, #24]
 800781e:	ebaa 0303 	sub.w	r3, sl, r3
 8007822:	4599      	cmp	r9, r3
 8007824:	bfa8      	it	ge
 8007826:	4699      	movge	r9, r3
 8007828:	f1b9 0f00 	cmp.w	r9, #0
 800782c:	dc33      	bgt.n	8007896 <_printf_float+0x396>
 800782e:	f04f 0800 	mov.w	r8, #0
 8007832:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007836:	f104 0b1a 	add.w	fp, r4, #26
 800783a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800783c:	ebaa 0303 	sub.w	r3, sl, r3
 8007840:	eba3 0309 	sub.w	r3, r3, r9
 8007844:	4543      	cmp	r3, r8
 8007846:	f77f af79 	ble.w	800773c <_printf_float+0x23c>
 800784a:	2301      	movs	r3, #1
 800784c:	465a      	mov	r2, fp
 800784e:	4631      	mov	r1, r6
 8007850:	4628      	mov	r0, r5
 8007852:	47b8      	blx	r7
 8007854:	3001      	adds	r0, #1
 8007856:	f43f aeae 	beq.w	80075b6 <_printf_float+0xb6>
 800785a:	f108 0801 	add.w	r8, r8, #1
 800785e:	e7ec      	b.n	800783a <_printf_float+0x33a>
 8007860:	4642      	mov	r2, r8
 8007862:	4631      	mov	r1, r6
 8007864:	4628      	mov	r0, r5
 8007866:	47b8      	blx	r7
 8007868:	3001      	adds	r0, #1
 800786a:	d1c2      	bne.n	80077f2 <_printf_float+0x2f2>
 800786c:	e6a3      	b.n	80075b6 <_printf_float+0xb6>
 800786e:	2301      	movs	r3, #1
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	9206      	str	r2, [sp, #24]
 8007876:	47b8      	blx	r7
 8007878:	3001      	adds	r0, #1
 800787a:	f43f ae9c 	beq.w	80075b6 <_printf_float+0xb6>
 800787e:	9a06      	ldr	r2, [sp, #24]
 8007880:	f10b 0b01 	add.w	fp, fp, #1
 8007884:	e7bb      	b.n	80077fe <_printf_float+0x2fe>
 8007886:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800788a:	4631      	mov	r1, r6
 800788c:	4628      	mov	r0, r5
 800788e:	47b8      	blx	r7
 8007890:	3001      	adds	r0, #1
 8007892:	d1c0      	bne.n	8007816 <_printf_float+0x316>
 8007894:	e68f      	b.n	80075b6 <_printf_float+0xb6>
 8007896:	9a06      	ldr	r2, [sp, #24]
 8007898:	464b      	mov	r3, r9
 800789a:	4442      	add	r2, r8
 800789c:	4631      	mov	r1, r6
 800789e:	4628      	mov	r0, r5
 80078a0:	47b8      	blx	r7
 80078a2:	3001      	adds	r0, #1
 80078a4:	d1c3      	bne.n	800782e <_printf_float+0x32e>
 80078a6:	e686      	b.n	80075b6 <_printf_float+0xb6>
 80078a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078ac:	f1ba 0f01 	cmp.w	sl, #1
 80078b0:	dc01      	bgt.n	80078b6 <_printf_float+0x3b6>
 80078b2:	07db      	lsls	r3, r3, #31
 80078b4:	d536      	bpl.n	8007924 <_printf_float+0x424>
 80078b6:	2301      	movs	r3, #1
 80078b8:	4642      	mov	r2, r8
 80078ba:	4631      	mov	r1, r6
 80078bc:	4628      	mov	r0, r5
 80078be:	47b8      	blx	r7
 80078c0:	3001      	adds	r0, #1
 80078c2:	f43f ae78 	beq.w	80075b6 <_printf_float+0xb6>
 80078c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ca:	4631      	mov	r1, r6
 80078cc:	4628      	mov	r0, r5
 80078ce:	47b8      	blx	r7
 80078d0:	3001      	adds	r0, #1
 80078d2:	f43f ae70 	beq.w	80075b6 <_printf_float+0xb6>
 80078d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80078da:	2200      	movs	r2, #0
 80078dc:	2300      	movs	r3, #0
 80078de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078e2:	f7f9 f909 	bl	8000af8 <__aeabi_dcmpeq>
 80078e6:	b9c0      	cbnz	r0, 800791a <_printf_float+0x41a>
 80078e8:	4653      	mov	r3, sl
 80078ea:	f108 0201 	add.w	r2, r8, #1
 80078ee:	4631      	mov	r1, r6
 80078f0:	4628      	mov	r0, r5
 80078f2:	47b8      	blx	r7
 80078f4:	3001      	adds	r0, #1
 80078f6:	d10c      	bne.n	8007912 <_printf_float+0x412>
 80078f8:	e65d      	b.n	80075b6 <_printf_float+0xb6>
 80078fa:	2301      	movs	r3, #1
 80078fc:	465a      	mov	r2, fp
 80078fe:	4631      	mov	r1, r6
 8007900:	4628      	mov	r0, r5
 8007902:	47b8      	blx	r7
 8007904:	3001      	adds	r0, #1
 8007906:	f43f ae56 	beq.w	80075b6 <_printf_float+0xb6>
 800790a:	f108 0801 	add.w	r8, r8, #1
 800790e:	45d0      	cmp	r8, sl
 8007910:	dbf3      	blt.n	80078fa <_printf_float+0x3fa>
 8007912:	464b      	mov	r3, r9
 8007914:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007918:	e6df      	b.n	80076da <_printf_float+0x1da>
 800791a:	f04f 0800 	mov.w	r8, #0
 800791e:	f104 0b1a 	add.w	fp, r4, #26
 8007922:	e7f4      	b.n	800790e <_printf_float+0x40e>
 8007924:	2301      	movs	r3, #1
 8007926:	4642      	mov	r2, r8
 8007928:	e7e1      	b.n	80078ee <_printf_float+0x3ee>
 800792a:	2301      	movs	r3, #1
 800792c:	464a      	mov	r2, r9
 800792e:	4631      	mov	r1, r6
 8007930:	4628      	mov	r0, r5
 8007932:	47b8      	blx	r7
 8007934:	3001      	adds	r0, #1
 8007936:	f43f ae3e 	beq.w	80075b6 <_printf_float+0xb6>
 800793a:	f108 0801 	add.w	r8, r8, #1
 800793e:	68e3      	ldr	r3, [r4, #12]
 8007940:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007942:	1a5b      	subs	r3, r3, r1
 8007944:	4543      	cmp	r3, r8
 8007946:	dcf0      	bgt.n	800792a <_printf_float+0x42a>
 8007948:	e6fc      	b.n	8007744 <_printf_float+0x244>
 800794a:	f04f 0800 	mov.w	r8, #0
 800794e:	f104 0919 	add.w	r9, r4, #25
 8007952:	e7f4      	b.n	800793e <_printf_float+0x43e>

08007954 <_printf_common>:
 8007954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007958:	4616      	mov	r6, r2
 800795a:	4698      	mov	r8, r3
 800795c:	688a      	ldr	r2, [r1, #8]
 800795e:	690b      	ldr	r3, [r1, #16]
 8007960:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007964:	4293      	cmp	r3, r2
 8007966:	bfb8      	it	lt
 8007968:	4613      	movlt	r3, r2
 800796a:	6033      	str	r3, [r6, #0]
 800796c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007970:	4607      	mov	r7, r0
 8007972:	460c      	mov	r4, r1
 8007974:	b10a      	cbz	r2, 800797a <_printf_common+0x26>
 8007976:	3301      	adds	r3, #1
 8007978:	6033      	str	r3, [r6, #0]
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	0699      	lsls	r1, r3, #26
 800797e:	bf42      	ittt	mi
 8007980:	6833      	ldrmi	r3, [r6, #0]
 8007982:	3302      	addmi	r3, #2
 8007984:	6033      	strmi	r3, [r6, #0]
 8007986:	6825      	ldr	r5, [r4, #0]
 8007988:	f015 0506 	ands.w	r5, r5, #6
 800798c:	d106      	bne.n	800799c <_printf_common+0x48>
 800798e:	f104 0a19 	add.w	sl, r4, #25
 8007992:	68e3      	ldr	r3, [r4, #12]
 8007994:	6832      	ldr	r2, [r6, #0]
 8007996:	1a9b      	subs	r3, r3, r2
 8007998:	42ab      	cmp	r3, r5
 800799a:	dc26      	bgt.n	80079ea <_printf_common+0x96>
 800799c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	3b00      	subs	r3, #0
 80079a4:	bf18      	it	ne
 80079a6:	2301      	movne	r3, #1
 80079a8:	0692      	lsls	r2, r2, #26
 80079aa:	d42b      	bmi.n	8007a04 <_printf_common+0xb0>
 80079ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80079b0:	4641      	mov	r1, r8
 80079b2:	4638      	mov	r0, r7
 80079b4:	47c8      	blx	r9
 80079b6:	3001      	adds	r0, #1
 80079b8:	d01e      	beq.n	80079f8 <_printf_common+0xa4>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	6922      	ldr	r2, [r4, #16]
 80079be:	f003 0306 	and.w	r3, r3, #6
 80079c2:	2b04      	cmp	r3, #4
 80079c4:	bf02      	ittt	eq
 80079c6:	68e5      	ldreq	r5, [r4, #12]
 80079c8:	6833      	ldreq	r3, [r6, #0]
 80079ca:	1aed      	subeq	r5, r5, r3
 80079cc:	68a3      	ldr	r3, [r4, #8]
 80079ce:	bf0c      	ite	eq
 80079d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079d4:	2500      	movne	r5, #0
 80079d6:	4293      	cmp	r3, r2
 80079d8:	bfc4      	itt	gt
 80079da:	1a9b      	subgt	r3, r3, r2
 80079dc:	18ed      	addgt	r5, r5, r3
 80079de:	2600      	movs	r6, #0
 80079e0:	341a      	adds	r4, #26
 80079e2:	42b5      	cmp	r5, r6
 80079e4:	d11a      	bne.n	8007a1c <_printf_common+0xc8>
 80079e6:	2000      	movs	r0, #0
 80079e8:	e008      	b.n	80079fc <_printf_common+0xa8>
 80079ea:	2301      	movs	r3, #1
 80079ec:	4652      	mov	r2, sl
 80079ee:	4641      	mov	r1, r8
 80079f0:	4638      	mov	r0, r7
 80079f2:	47c8      	blx	r9
 80079f4:	3001      	adds	r0, #1
 80079f6:	d103      	bne.n	8007a00 <_printf_common+0xac>
 80079f8:	f04f 30ff 	mov.w	r0, #4294967295
 80079fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a00:	3501      	adds	r5, #1
 8007a02:	e7c6      	b.n	8007992 <_printf_common+0x3e>
 8007a04:	18e1      	adds	r1, r4, r3
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	2030      	movs	r0, #48	@ 0x30
 8007a0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a0e:	4422      	add	r2, r4
 8007a10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a18:	3302      	adds	r3, #2
 8007a1a:	e7c7      	b.n	80079ac <_printf_common+0x58>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	4622      	mov	r2, r4
 8007a20:	4641      	mov	r1, r8
 8007a22:	4638      	mov	r0, r7
 8007a24:	47c8      	blx	r9
 8007a26:	3001      	adds	r0, #1
 8007a28:	d0e6      	beq.n	80079f8 <_printf_common+0xa4>
 8007a2a:	3601      	adds	r6, #1
 8007a2c:	e7d9      	b.n	80079e2 <_printf_common+0x8e>
	...

08007a30 <_printf_i>:
 8007a30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a34:	7e0f      	ldrb	r7, [r1, #24]
 8007a36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a38:	2f78      	cmp	r7, #120	@ 0x78
 8007a3a:	4691      	mov	r9, r2
 8007a3c:	4680      	mov	r8, r0
 8007a3e:	460c      	mov	r4, r1
 8007a40:	469a      	mov	sl, r3
 8007a42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a46:	d807      	bhi.n	8007a58 <_printf_i+0x28>
 8007a48:	2f62      	cmp	r7, #98	@ 0x62
 8007a4a:	d80a      	bhi.n	8007a62 <_printf_i+0x32>
 8007a4c:	2f00      	cmp	r7, #0
 8007a4e:	f000 80d2 	beq.w	8007bf6 <_printf_i+0x1c6>
 8007a52:	2f58      	cmp	r7, #88	@ 0x58
 8007a54:	f000 80b9 	beq.w	8007bca <_printf_i+0x19a>
 8007a58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a60:	e03a      	b.n	8007ad8 <_printf_i+0xa8>
 8007a62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a66:	2b15      	cmp	r3, #21
 8007a68:	d8f6      	bhi.n	8007a58 <_printf_i+0x28>
 8007a6a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a70 <_printf_i+0x40>)
 8007a6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a70:	08007ac9 	.word	0x08007ac9
 8007a74:	08007add 	.word	0x08007add
 8007a78:	08007a59 	.word	0x08007a59
 8007a7c:	08007a59 	.word	0x08007a59
 8007a80:	08007a59 	.word	0x08007a59
 8007a84:	08007a59 	.word	0x08007a59
 8007a88:	08007add 	.word	0x08007add
 8007a8c:	08007a59 	.word	0x08007a59
 8007a90:	08007a59 	.word	0x08007a59
 8007a94:	08007a59 	.word	0x08007a59
 8007a98:	08007a59 	.word	0x08007a59
 8007a9c:	08007bdd 	.word	0x08007bdd
 8007aa0:	08007b07 	.word	0x08007b07
 8007aa4:	08007b97 	.word	0x08007b97
 8007aa8:	08007a59 	.word	0x08007a59
 8007aac:	08007a59 	.word	0x08007a59
 8007ab0:	08007bff 	.word	0x08007bff
 8007ab4:	08007a59 	.word	0x08007a59
 8007ab8:	08007b07 	.word	0x08007b07
 8007abc:	08007a59 	.word	0x08007a59
 8007ac0:	08007a59 	.word	0x08007a59
 8007ac4:	08007b9f 	.word	0x08007b9f
 8007ac8:	6833      	ldr	r3, [r6, #0]
 8007aca:	1d1a      	adds	r2, r3, #4
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	6032      	str	r2, [r6, #0]
 8007ad0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ad4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e09d      	b.n	8007c18 <_printf_i+0x1e8>
 8007adc:	6833      	ldr	r3, [r6, #0]
 8007ade:	6820      	ldr	r0, [r4, #0]
 8007ae0:	1d19      	adds	r1, r3, #4
 8007ae2:	6031      	str	r1, [r6, #0]
 8007ae4:	0606      	lsls	r6, r0, #24
 8007ae6:	d501      	bpl.n	8007aec <_printf_i+0xbc>
 8007ae8:	681d      	ldr	r5, [r3, #0]
 8007aea:	e003      	b.n	8007af4 <_printf_i+0xc4>
 8007aec:	0645      	lsls	r5, r0, #25
 8007aee:	d5fb      	bpl.n	8007ae8 <_printf_i+0xb8>
 8007af0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007af4:	2d00      	cmp	r5, #0
 8007af6:	da03      	bge.n	8007b00 <_printf_i+0xd0>
 8007af8:	232d      	movs	r3, #45	@ 0x2d
 8007afa:	426d      	negs	r5, r5
 8007afc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b00:	4859      	ldr	r0, [pc, #356]	@ (8007c68 <_printf_i+0x238>)
 8007b02:	230a      	movs	r3, #10
 8007b04:	e011      	b.n	8007b2a <_printf_i+0xfa>
 8007b06:	6821      	ldr	r1, [r4, #0]
 8007b08:	6833      	ldr	r3, [r6, #0]
 8007b0a:	0608      	lsls	r0, r1, #24
 8007b0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b10:	d402      	bmi.n	8007b18 <_printf_i+0xe8>
 8007b12:	0649      	lsls	r1, r1, #25
 8007b14:	bf48      	it	mi
 8007b16:	b2ad      	uxthmi	r5, r5
 8007b18:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b1a:	4853      	ldr	r0, [pc, #332]	@ (8007c68 <_printf_i+0x238>)
 8007b1c:	6033      	str	r3, [r6, #0]
 8007b1e:	bf14      	ite	ne
 8007b20:	230a      	movne	r3, #10
 8007b22:	2308      	moveq	r3, #8
 8007b24:	2100      	movs	r1, #0
 8007b26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b2a:	6866      	ldr	r6, [r4, #4]
 8007b2c:	60a6      	str	r6, [r4, #8]
 8007b2e:	2e00      	cmp	r6, #0
 8007b30:	bfa2      	ittt	ge
 8007b32:	6821      	ldrge	r1, [r4, #0]
 8007b34:	f021 0104 	bicge.w	r1, r1, #4
 8007b38:	6021      	strge	r1, [r4, #0]
 8007b3a:	b90d      	cbnz	r5, 8007b40 <_printf_i+0x110>
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	d04b      	beq.n	8007bd8 <_printf_i+0x1a8>
 8007b40:	4616      	mov	r6, r2
 8007b42:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b46:	fb03 5711 	mls	r7, r3, r1, r5
 8007b4a:	5dc7      	ldrb	r7, [r0, r7]
 8007b4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b50:	462f      	mov	r7, r5
 8007b52:	42bb      	cmp	r3, r7
 8007b54:	460d      	mov	r5, r1
 8007b56:	d9f4      	bls.n	8007b42 <_printf_i+0x112>
 8007b58:	2b08      	cmp	r3, #8
 8007b5a:	d10b      	bne.n	8007b74 <_printf_i+0x144>
 8007b5c:	6823      	ldr	r3, [r4, #0]
 8007b5e:	07df      	lsls	r7, r3, #31
 8007b60:	d508      	bpl.n	8007b74 <_printf_i+0x144>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	6861      	ldr	r1, [r4, #4]
 8007b66:	4299      	cmp	r1, r3
 8007b68:	bfde      	ittt	le
 8007b6a:	2330      	movle	r3, #48	@ 0x30
 8007b6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b74:	1b92      	subs	r2, r2, r6
 8007b76:	6122      	str	r2, [r4, #16]
 8007b78:	f8cd a000 	str.w	sl, [sp]
 8007b7c:	464b      	mov	r3, r9
 8007b7e:	aa03      	add	r2, sp, #12
 8007b80:	4621      	mov	r1, r4
 8007b82:	4640      	mov	r0, r8
 8007b84:	f7ff fee6 	bl	8007954 <_printf_common>
 8007b88:	3001      	adds	r0, #1
 8007b8a:	d14a      	bne.n	8007c22 <_printf_i+0x1f2>
 8007b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b90:	b004      	add	sp, #16
 8007b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	f043 0320 	orr.w	r3, r3, #32
 8007b9c:	6023      	str	r3, [r4, #0]
 8007b9e:	4833      	ldr	r0, [pc, #204]	@ (8007c6c <_printf_i+0x23c>)
 8007ba0:	2778      	movs	r7, #120	@ 0x78
 8007ba2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	6831      	ldr	r1, [r6, #0]
 8007baa:	061f      	lsls	r7, r3, #24
 8007bac:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bb0:	d402      	bmi.n	8007bb8 <_printf_i+0x188>
 8007bb2:	065f      	lsls	r7, r3, #25
 8007bb4:	bf48      	it	mi
 8007bb6:	b2ad      	uxthmi	r5, r5
 8007bb8:	6031      	str	r1, [r6, #0]
 8007bba:	07d9      	lsls	r1, r3, #31
 8007bbc:	bf44      	itt	mi
 8007bbe:	f043 0320 	orrmi.w	r3, r3, #32
 8007bc2:	6023      	strmi	r3, [r4, #0]
 8007bc4:	b11d      	cbz	r5, 8007bce <_printf_i+0x19e>
 8007bc6:	2310      	movs	r3, #16
 8007bc8:	e7ac      	b.n	8007b24 <_printf_i+0xf4>
 8007bca:	4827      	ldr	r0, [pc, #156]	@ (8007c68 <_printf_i+0x238>)
 8007bcc:	e7e9      	b.n	8007ba2 <_printf_i+0x172>
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	f023 0320 	bic.w	r3, r3, #32
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	e7f6      	b.n	8007bc6 <_printf_i+0x196>
 8007bd8:	4616      	mov	r6, r2
 8007bda:	e7bd      	b.n	8007b58 <_printf_i+0x128>
 8007bdc:	6833      	ldr	r3, [r6, #0]
 8007bde:	6825      	ldr	r5, [r4, #0]
 8007be0:	6961      	ldr	r1, [r4, #20]
 8007be2:	1d18      	adds	r0, r3, #4
 8007be4:	6030      	str	r0, [r6, #0]
 8007be6:	062e      	lsls	r6, r5, #24
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	d501      	bpl.n	8007bf0 <_printf_i+0x1c0>
 8007bec:	6019      	str	r1, [r3, #0]
 8007bee:	e002      	b.n	8007bf6 <_printf_i+0x1c6>
 8007bf0:	0668      	lsls	r0, r5, #25
 8007bf2:	d5fb      	bpl.n	8007bec <_printf_i+0x1bc>
 8007bf4:	8019      	strh	r1, [r3, #0]
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	6123      	str	r3, [r4, #16]
 8007bfa:	4616      	mov	r6, r2
 8007bfc:	e7bc      	b.n	8007b78 <_printf_i+0x148>
 8007bfe:	6833      	ldr	r3, [r6, #0]
 8007c00:	1d1a      	adds	r2, r3, #4
 8007c02:	6032      	str	r2, [r6, #0]
 8007c04:	681e      	ldr	r6, [r3, #0]
 8007c06:	6862      	ldr	r2, [r4, #4]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	4630      	mov	r0, r6
 8007c0c:	f7f8 faf8 	bl	8000200 <memchr>
 8007c10:	b108      	cbz	r0, 8007c16 <_printf_i+0x1e6>
 8007c12:	1b80      	subs	r0, r0, r6
 8007c14:	6060      	str	r0, [r4, #4]
 8007c16:	6863      	ldr	r3, [r4, #4]
 8007c18:	6123      	str	r3, [r4, #16]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c20:	e7aa      	b.n	8007b78 <_printf_i+0x148>
 8007c22:	6923      	ldr	r3, [r4, #16]
 8007c24:	4632      	mov	r2, r6
 8007c26:	4649      	mov	r1, r9
 8007c28:	4640      	mov	r0, r8
 8007c2a:	47d0      	blx	sl
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	d0ad      	beq.n	8007b8c <_printf_i+0x15c>
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	079b      	lsls	r3, r3, #30
 8007c34:	d413      	bmi.n	8007c5e <_printf_i+0x22e>
 8007c36:	68e0      	ldr	r0, [r4, #12]
 8007c38:	9b03      	ldr	r3, [sp, #12]
 8007c3a:	4298      	cmp	r0, r3
 8007c3c:	bfb8      	it	lt
 8007c3e:	4618      	movlt	r0, r3
 8007c40:	e7a6      	b.n	8007b90 <_printf_i+0x160>
 8007c42:	2301      	movs	r3, #1
 8007c44:	4632      	mov	r2, r6
 8007c46:	4649      	mov	r1, r9
 8007c48:	4640      	mov	r0, r8
 8007c4a:	47d0      	blx	sl
 8007c4c:	3001      	adds	r0, #1
 8007c4e:	d09d      	beq.n	8007b8c <_printf_i+0x15c>
 8007c50:	3501      	adds	r5, #1
 8007c52:	68e3      	ldr	r3, [r4, #12]
 8007c54:	9903      	ldr	r1, [sp, #12]
 8007c56:	1a5b      	subs	r3, r3, r1
 8007c58:	42ab      	cmp	r3, r5
 8007c5a:	dcf2      	bgt.n	8007c42 <_printf_i+0x212>
 8007c5c:	e7eb      	b.n	8007c36 <_printf_i+0x206>
 8007c5e:	2500      	movs	r5, #0
 8007c60:	f104 0619 	add.w	r6, r4, #25
 8007c64:	e7f5      	b.n	8007c52 <_printf_i+0x222>
 8007c66:	bf00      	nop
 8007c68:	0800a256 	.word	0x0800a256
 8007c6c:	0800a267 	.word	0x0800a267

08007c70 <std>:
 8007c70:	2300      	movs	r3, #0
 8007c72:	b510      	push	{r4, lr}
 8007c74:	4604      	mov	r4, r0
 8007c76:	e9c0 3300 	strd	r3, r3, [r0]
 8007c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c7e:	6083      	str	r3, [r0, #8]
 8007c80:	8181      	strh	r1, [r0, #12]
 8007c82:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c84:	81c2      	strh	r2, [r0, #14]
 8007c86:	6183      	str	r3, [r0, #24]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	2208      	movs	r2, #8
 8007c8c:	305c      	adds	r0, #92	@ 0x5c
 8007c8e:	f000 f948 	bl	8007f22 <memset>
 8007c92:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc8 <std+0x58>)
 8007c94:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ccc <std+0x5c>)
 8007c98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd0 <std+0x60>)
 8007c9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd4 <std+0x64>)
 8007ca0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <std+0x68>)
 8007ca4:	6224      	str	r4, [r4, #32]
 8007ca6:	429c      	cmp	r4, r3
 8007ca8:	d006      	beq.n	8007cb8 <std+0x48>
 8007caa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cae:	4294      	cmp	r4, r2
 8007cb0:	d002      	beq.n	8007cb8 <std+0x48>
 8007cb2:	33d0      	adds	r3, #208	@ 0xd0
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d105      	bne.n	8007cc4 <std+0x54>
 8007cb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc0:	f000 b9ac 	b.w	800801c <__retarget_lock_init_recursive>
 8007cc4:	bd10      	pop	{r4, pc}
 8007cc6:	bf00      	nop
 8007cc8:	08007e9d 	.word	0x08007e9d
 8007ccc:	08007ebf 	.word	0x08007ebf
 8007cd0:	08007ef7 	.word	0x08007ef7
 8007cd4:	08007f1b 	.word	0x08007f1b
 8007cd8:	2000a880 	.word	0x2000a880

08007cdc <stdio_exit_handler>:
 8007cdc:	4a02      	ldr	r2, [pc, #8]	@ (8007ce8 <stdio_exit_handler+0xc>)
 8007cde:	4903      	ldr	r1, [pc, #12]	@ (8007cec <stdio_exit_handler+0x10>)
 8007ce0:	4803      	ldr	r0, [pc, #12]	@ (8007cf0 <stdio_exit_handler+0x14>)
 8007ce2:	f000 b869 	b.w	8007db8 <_fwalk_sglue>
 8007ce6:	bf00      	nop
 8007ce8:	20006014 	.word	0x20006014
 8007cec:	0800997d 	.word	0x0800997d
 8007cf0:	20006024 	.word	0x20006024

08007cf4 <cleanup_stdio>:
 8007cf4:	6841      	ldr	r1, [r0, #4]
 8007cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8007d28 <cleanup_stdio+0x34>)
 8007cf8:	4299      	cmp	r1, r3
 8007cfa:	b510      	push	{r4, lr}
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	d001      	beq.n	8007d04 <cleanup_stdio+0x10>
 8007d00:	f001 fe3c 	bl	800997c <_fflush_r>
 8007d04:	68a1      	ldr	r1, [r4, #8]
 8007d06:	4b09      	ldr	r3, [pc, #36]	@ (8007d2c <cleanup_stdio+0x38>)
 8007d08:	4299      	cmp	r1, r3
 8007d0a:	d002      	beq.n	8007d12 <cleanup_stdio+0x1e>
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f001 fe35 	bl	800997c <_fflush_r>
 8007d12:	68e1      	ldr	r1, [r4, #12]
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <cleanup_stdio+0x3c>)
 8007d16:	4299      	cmp	r1, r3
 8007d18:	d004      	beq.n	8007d24 <cleanup_stdio+0x30>
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d20:	f001 be2c 	b.w	800997c <_fflush_r>
 8007d24:	bd10      	pop	{r4, pc}
 8007d26:	bf00      	nop
 8007d28:	2000a880 	.word	0x2000a880
 8007d2c:	2000a8e8 	.word	0x2000a8e8
 8007d30:	2000a950 	.word	0x2000a950

08007d34 <global_stdio_init.part.0>:
 8007d34:	b510      	push	{r4, lr}
 8007d36:	4b0b      	ldr	r3, [pc, #44]	@ (8007d64 <global_stdio_init.part.0+0x30>)
 8007d38:	4c0b      	ldr	r4, [pc, #44]	@ (8007d68 <global_stdio_init.part.0+0x34>)
 8007d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d6c <global_stdio_init.part.0+0x38>)
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	4620      	mov	r0, r4
 8007d40:	2200      	movs	r2, #0
 8007d42:	2104      	movs	r1, #4
 8007d44:	f7ff ff94 	bl	8007c70 <std>
 8007d48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	2109      	movs	r1, #9
 8007d50:	f7ff ff8e 	bl	8007c70 <std>
 8007d54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d58:	2202      	movs	r2, #2
 8007d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d5e:	2112      	movs	r1, #18
 8007d60:	f7ff bf86 	b.w	8007c70 <std>
 8007d64:	2000a9b8 	.word	0x2000a9b8
 8007d68:	2000a880 	.word	0x2000a880
 8007d6c:	08007cdd 	.word	0x08007cdd

08007d70 <__sfp_lock_acquire>:
 8007d70:	4801      	ldr	r0, [pc, #4]	@ (8007d78 <__sfp_lock_acquire+0x8>)
 8007d72:	f000 b954 	b.w	800801e <__retarget_lock_acquire_recursive>
 8007d76:	bf00      	nop
 8007d78:	2000a9c1 	.word	0x2000a9c1

08007d7c <__sfp_lock_release>:
 8007d7c:	4801      	ldr	r0, [pc, #4]	@ (8007d84 <__sfp_lock_release+0x8>)
 8007d7e:	f000 b94f 	b.w	8008020 <__retarget_lock_release_recursive>
 8007d82:	bf00      	nop
 8007d84:	2000a9c1 	.word	0x2000a9c1

08007d88 <__sinit>:
 8007d88:	b510      	push	{r4, lr}
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	f7ff fff0 	bl	8007d70 <__sfp_lock_acquire>
 8007d90:	6a23      	ldr	r3, [r4, #32]
 8007d92:	b11b      	cbz	r3, 8007d9c <__sinit+0x14>
 8007d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d98:	f7ff bff0 	b.w	8007d7c <__sfp_lock_release>
 8007d9c:	4b04      	ldr	r3, [pc, #16]	@ (8007db0 <__sinit+0x28>)
 8007d9e:	6223      	str	r3, [r4, #32]
 8007da0:	4b04      	ldr	r3, [pc, #16]	@ (8007db4 <__sinit+0x2c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1f5      	bne.n	8007d94 <__sinit+0xc>
 8007da8:	f7ff ffc4 	bl	8007d34 <global_stdio_init.part.0>
 8007dac:	e7f2      	b.n	8007d94 <__sinit+0xc>
 8007dae:	bf00      	nop
 8007db0:	08007cf5 	.word	0x08007cf5
 8007db4:	2000a9b8 	.word	0x2000a9b8

08007db8 <_fwalk_sglue>:
 8007db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	4688      	mov	r8, r1
 8007dc0:	4614      	mov	r4, r2
 8007dc2:	2600      	movs	r6, #0
 8007dc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dc8:	f1b9 0901 	subs.w	r9, r9, #1
 8007dcc:	d505      	bpl.n	8007dda <_fwalk_sglue+0x22>
 8007dce:	6824      	ldr	r4, [r4, #0]
 8007dd0:	2c00      	cmp	r4, #0
 8007dd2:	d1f7      	bne.n	8007dc4 <_fwalk_sglue+0xc>
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d907      	bls.n	8007df0 <_fwalk_sglue+0x38>
 8007de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007de4:	3301      	adds	r3, #1
 8007de6:	d003      	beq.n	8007df0 <_fwalk_sglue+0x38>
 8007de8:	4629      	mov	r1, r5
 8007dea:	4638      	mov	r0, r7
 8007dec:	47c0      	blx	r8
 8007dee:	4306      	orrs	r6, r0
 8007df0:	3568      	adds	r5, #104	@ 0x68
 8007df2:	e7e9      	b.n	8007dc8 <_fwalk_sglue+0x10>

08007df4 <sniprintf>:
 8007df4:	b40c      	push	{r2, r3}
 8007df6:	b530      	push	{r4, r5, lr}
 8007df8:	4b17      	ldr	r3, [pc, #92]	@ (8007e58 <sniprintf+0x64>)
 8007dfa:	1e0c      	subs	r4, r1, #0
 8007dfc:	681d      	ldr	r5, [r3, #0]
 8007dfe:	b09d      	sub	sp, #116	@ 0x74
 8007e00:	da08      	bge.n	8007e14 <sniprintf+0x20>
 8007e02:	238b      	movs	r3, #139	@ 0x8b
 8007e04:	602b      	str	r3, [r5, #0]
 8007e06:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0a:	b01d      	add	sp, #116	@ 0x74
 8007e0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e10:	b002      	add	sp, #8
 8007e12:	4770      	bx	lr
 8007e14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007e1c:	bf14      	ite	ne
 8007e1e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007e22:	4623      	moveq	r3, r4
 8007e24:	9304      	str	r3, [sp, #16]
 8007e26:	9307      	str	r3, [sp, #28]
 8007e28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e2c:	9002      	str	r0, [sp, #8]
 8007e2e:	9006      	str	r0, [sp, #24]
 8007e30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007e34:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e36:	ab21      	add	r3, sp, #132	@ 0x84
 8007e38:	a902      	add	r1, sp, #8
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	9301      	str	r3, [sp, #4]
 8007e3e:	f001 fc1d 	bl	800967c <_svfiprintf_r>
 8007e42:	1c43      	adds	r3, r0, #1
 8007e44:	bfbc      	itt	lt
 8007e46:	238b      	movlt	r3, #139	@ 0x8b
 8007e48:	602b      	strlt	r3, [r5, #0]
 8007e4a:	2c00      	cmp	r4, #0
 8007e4c:	d0dd      	beq.n	8007e0a <sniprintf+0x16>
 8007e4e:	9b02      	ldr	r3, [sp, #8]
 8007e50:	2200      	movs	r2, #0
 8007e52:	701a      	strb	r2, [r3, #0]
 8007e54:	e7d9      	b.n	8007e0a <sniprintf+0x16>
 8007e56:	bf00      	nop
 8007e58:	20006020 	.word	0x20006020

08007e5c <siprintf>:
 8007e5c:	b40e      	push	{r1, r2, r3}
 8007e5e:	b500      	push	{lr}
 8007e60:	b09c      	sub	sp, #112	@ 0x70
 8007e62:	ab1d      	add	r3, sp, #116	@ 0x74
 8007e64:	9002      	str	r0, [sp, #8]
 8007e66:	9006      	str	r0, [sp, #24]
 8007e68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e6c:	4809      	ldr	r0, [pc, #36]	@ (8007e94 <siprintf+0x38>)
 8007e6e:	9107      	str	r1, [sp, #28]
 8007e70:	9104      	str	r1, [sp, #16]
 8007e72:	4909      	ldr	r1, [pc, #36]	@ (8007e98 <siprintf+0x3c>)
 8007e74:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e78:	9105      	str	r1, [sp, #20]
 8007e7a:	6800      	ldr	r0, [r0, #0]
 8007e7c:	9301      	str	r3, [sp, #4]
 8007e7e:	a902      	add	r1, sp, #8
 8007e80:	f001 fbfc 	bl	800967c <_svfiprintf_r>
 8007e84:	9b02      	ldr	r3, [sp, #8]
 8007e86:	2200      	movs	r2, #0
 8007e88:	701a      	strb	r2, [r3, #0]
 8007e8a:	b01c      	add	sp, #112	@ 0x70
 8007e8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e90:	b003      	add	sp, #12
 8007e92:	4770      	bx	lr
 8007e94:	20006020 	.word	0x20006020
 8007e98:	ffff0208 	.word	0xffff0208

08007e9c <__sread>:
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ea4:	f000 f86c 	bl	8007f80 <_read_r>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	bfab      	itete	ge
 8007eac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007eae:	89a3      	ldrhlt	r3, [r4, #12]
 8007eb0:	181b      	addge	r3, r3, r0
 8007eb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007eb6:	bfac      	ite	ge
 8007eb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007eba:	81a3      	strhlt	r3, [r4, #12]
 8007ebc:	bd10      	pop	{r4, pc}

08007ebe <__swrite>:
 8007ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ec2:	461f      	mov	r7, r3
 8007ec4:	898b      	ldrh	r3, [r1, #12]
 8007ec6:	05db      	lsls	r3, r3, #23
 8007ec8:	4605      	mov	r5, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	4616      	mov	r6, r2
 8007ece:	d505      	bpl.n	8007edc <__swrite+0x1e>
 8007ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f000 f840 	bl	8007f5c <_lseek_r>
 8007edc:	89a3      	ldrh	r3, [r4, #12]
 8007ede:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ee2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ee6:	81a3      	strh	r3, [r4, #12]
 8007ee8:	4632      	mov	r2, r6
 8007eea:	463b      	mov	r3, r7
 8007eec:	4628      	mov	r0, r5
 8007eee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef2:	f000 b857 	b.w	8007fa4 <_write_r>

08007ef6 <__sseek>:
 8007ef6:	b510      	push	{r4, lr}
 8007ef8:	460c      	mov	r4, r1
 8007efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efe:	f000 f82d 	bl	8007f5c <_lseek_r>
 8007f02:	1c43      	adds	r3, r0, #1
 8007f04:	89a3      	ldrh	r3, [r4, #12]
 8007f06:	bf15      	itete	ne
 8007f08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f12:	81a3      	strheq	r3, [r4, #12]
 8007f14:	bf18      	it	ne
 8007f16:	81a3      	strhne	r3, [r4, #12]
 8007f18:	bd10      	pop	{r4, pc}

08007f1a <__sclose>:
 8007f1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f1e:	f000 b80d 	b.w	8007f3c <_close_r>

08007f22 <memset>:
 8007f22:	4402      	add	r2, r0
 8007f24:	4603      	mov	r3, r0
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d100      	bne.n	8007f2c <memset+0xa>
 8007f2a:	4770      	bx	lr
 8007f2c:	f803 1b01 	strb.w	r1, [r3], #1
 8007f30:	e7f9      	b.n	8007f26 <memset+0x4>
	...

08007f34 <_localeconv_r>:
 8007f34:	4800      	ldr	r0, [pc, #0]	@ (8007f38 <_localeconv_r+0x4>)
 8007f36:	4770      	bx	lr
 8007f38:	20006160 	.word	0x20006160

08007f3c <_close_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	4d06      	ldr	r5, [pc, #24]	@ (8007f58 <_close_r+0x1c>)
 8007f40:	2300      	movs	r3, #0
 8007f42:	4604      	mov	r4, r0
 8007f44:	4608      	mov	r0, r1
 8007f46:	602b      	str	r3, [r5, #0]
 8007f48:	f7fa fa34 	bl	80023b4 <_close>
 8007f4c:	1c43      	adds	r3, r0, #1
 8007f4e:	d102      	bne.n	8007f56 <_close_r+0x1a>
 8007f50:	682b      	ldr	r3, [r5, #0]
 8007f52:	b103      	cbz	r3, 8007f56 <_close_r+0x1a>
 8007f54:	6023      	str	r3, [r4, #0]
 8007f56:	bd38      	pop	{r3, r4, r5, pc}
 8007f58:	2000a9bc 	.word	0x2000a9bc

08007f5c <_lseek_r>:
 8007f5c:	b538      	push	{r3, r4, r5, lr}
 8007f5e:	4d07      	ldr	r5, [pc, #28]	@ (8007f7c <_lseek_r+0x20>)
 8007f60:	4604      	mov	r4, r0
 8007f62:	4608      	mov	r0, r1
 8007f64:	4611      	mov	r1, r2
 8007f66:	2200      	movs	r2, #0
 8007f68:	602a      	str	r2, [r5, #0]
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	f7fa fa49 	bl	8002402 <_lseek>
 8007f70:	1c43      	adds	r3, r0, #1
 8007f72:	d102      	bne.n	8007f7a <_lseek_r+0x1e>
 8007f74:	682b      	ldr	r3, [r5, #0]
 8007f76:	b103      	cbz	r3, 8007f7a <_lseek_r+0x1e>
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	bd38      	pop	{r3, r4, r5, pc}
 8007f7c:	2000a9bc 	.word	0x2000a9bc

08007f80 <_read_r>:
 8007f80:	b538      	push	{r3, r4, r5, lr}
 8007f82:	4d07      	ldr	r5, [pc, #28]	@ (8007fa0 <_read_r+0x20>)
 8007f84:	4604      	mov	r4, r0
 8007f86:	4608      	mov	r0, r1
 8007f88:	4611      	mov	r1, r2
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	602a      	str	r2, [r5, #0]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f7fa f9d7 	bl	8002342 <_read>
 8007f94:	1c43      	adds	r3, r0, #1
 8007f96:	d102      	bne.n	8007f9e <_read_r+0x1e>
 8007f98:	682b      	ldr	r3, [r5, #0]
 8007f9a:	b103      	cbz	r3, 8007f9e <_read_r+0x1e>
 8007f9c:	6023      	str	r3, [r4, #0]
 8007f9e:	bd38      	pop	{r3, r4, r5, pc}
 8007fa0:	2000a9bc 	.word	0x2000a9bc

08007fa4 <_write_r>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	4d07      	ldr	r5, [pc, #28]	@ (8007fc4 <_write_r+0x20>)
 8007fa8:	4604      	mov	r4, r0
 8007faa:	4608      	mov	r0, r1
 8007fac:	4611      	mov	r1, r2
 8007fae:	2200      	movs	r2, #0
 8007fb0:	602a      	str	r2, [r5, #0]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	f7fa f9e2 	bl	800237c <_write>
 8007fb8:	1c43      	adds	r3, r0, #1
 8007fba:	d102      	bne.n	8007fc2 <_write_r+0x1e>
 8007fbc:	682b      	ldr	r3, [r5, #0]
 8007fbe:	b103      	cbz	r3, 8007fc2 <_write_r+0x1e>
 8007fc0:	6023      	str	r3, [r4, #0]
 8007fc2:	bd38      	pop	{r3, r4, r5, pc}
 8007fc4:	2000a9bc 	.word	0x2000a9bc

08007fc8 <__errno>:
 8007fc8:	4b01      	ldr	r3, [pc, #4]	@ (8007fd0 <__errno+0x8>)
 8007fca:	6818      	ldr	r0, [r3, #0]
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	20006020 	.word	0x20006020

08007fd4 <__libc_init_array>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	4d0d      	ldr	r5, [pc, #52]	@ (800800c <__libc_init_array+0x38>)
 8007fd8:	4c0d      	ldr	r4, [pc, #52]	@ (8008010 <__libc_init_array+0x3c>)
 8007fda:	1b64      	subs	r4, r4, r5
 8007fdc:	10a4      	asrs	r4, r4, #2
 8007fde:	2600      	movs	r6, #0
 8007fe0:	42a6      	cmp	r6, r4
 8007fe2:	d109      	bne.n	8007ff8 <__libc_init_array+0x24>
 8007fe4:	4d0b      	ldr	r5, [pc, #44]	@ (8008014 <__libc_init_array+0x40>)
 8007fe6:	4c0c      	ldr	r4, [pc, #48]	@ (8008018 <__libc_init_array+0x44>)
 8007fe8:	f002 f888 	bl	800a0fc <_init>
 8007fec:	1b64      	subs	r4, r4, r5
 8007fee:	10a4      	asrs	r4, r4, #2
 8007ff0:	2600      	movs	r6, #0
 8007ff2:	42a6      	cmp	r6, r4
 8007ff4:	d105      	bne.n	8008002 <__libc_init_array+0x2e>
 8007ff6:	bd70      	pop	{r4, r5, r6, pc}
 8007ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ffc:	4798      	blx	r3
 8007ffe:	3601      	adds	r6, #1
 8008000:	e7ee      	b.n	8007fe0 <__libc_init_array+0xc>
 8008002:	f855 3b04 	ldr.w	r3, [r5], #4
 8008006:	4798      	blx	r3
 8008008:	3601      	adds	r6, #1
 800800a:	e7f2      	b.n	8007ff2 <__libc_init_array+0x1e>
 800800c:	0800a5c0 	.word	0x0800a5c0
 8008010:	0800a5c0 	.word	0x0800a5c0
 8008014:	0800a5c0 	.word	0x0800a5c0
 8008018:	0800a5c4 	.word	0x0800a5c4

0800801c <__retarget_lock_init_recursive>:
 800801c:	4770      	bx	lr

0800801e <__retarget_lock_acquire_recursive>:
 800801e:	4770      	bx	lr

08008020 <__retarget_lock_release_recursive>:
 8008020:	4770      	bx	lr

08008022 <quorem>:
 8008022:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008026:	6903      	ldr	r3, [r0, #16]
 8008028:	690c      	ldr	r4, [r1, #16]
 800802a:	42a3      	cmp	r3, r4
 800802c:	4607      	mov	r7, r0
 800802e:	db7e      	blt.n	800812e <quorem+0x10c>
 8008030:	3c01      	subs	r4, #1
 8008032:	f101 0814 	add.w	r8, r1, #20
 8008036:	00a3      	lsls	r3, r4, #2
 8008038:	f100 0514 	add.w	r5, r0, #20
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008042:	9301      	str	r3, [sp, #4]
 8008044:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008048:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800804c:	3301      	adds	r3, #1
 800804e:	429a      	cmp	r2, r3
 8008050:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008054:	fbb2 f6f3 	udiv	r6, r2, r3
 8008058:	d32e      	bcc.n	80080b8 <quorem+0x96>
 800805a:	f04f 0a00 	mov.w	sl, #0
 800805e:	46c4      	mov	ip, r8
 8008060:	46ae      	mov	lr, r5
 8008062:	46d3      	mov	fp, sl
 8008064:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008068:	b298      	uxth	r0, r3
 800806a:	fb06 a000 	mla	r0, r6, r0, sl
 800806e:	0c02      	lsrs	r2, r0, #16
 8008070:	0c1b      	lsrs	r3, r3, #16
 8008072:	fb06 2303 	mla	r3, r6, r3, r2
 8008076:	f8de 2000 	ldr.w	r2, [lr]
 800807a:	b280      	uxth	r0, r0
 800807c:	b292      	uxth	r2, r2
 800807e:	1a12      	subs	r2, r2, r0
 8008080:	445a      	add	r2, fp
 8008082:	f8de 0000 	ldr.w	r0, [lr]
 8008086:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800808a:	b29b      	uxth	r3, r3
 800808c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008090:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008094:	b292      	uxth	r2, r2
 8008096:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800809a:	45e1      	cmp	r9, ip
 800809c:	f84e 2b04 	str.w	r2, [lr], #4
 80080a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080a4:	d2de      	bcs.n	8008064 <quorem+0x42>
 80080a6:	9b00      	ldr	r3, [sp, #0]
 80080a8:	58eb      	ldr	r3, [r5, r3]
 80080aa:	b92b      	cbnz	r3, 80080b8 <quorem+0x96>
 80080ac:	9b01      	ldr	r3, [sp, #4]
 80080ae:	3b04      	subs	r3, #4
 80080b0:	429d      	cmp	r5, r3
 80080b2:	461a      	mov	r2, r3
 80080b4:	d32f      	bcc.n	8008116 <quorem+0xf4>
 80080b6:	613c      	str	r4, [r7, #16]
 80080b8:	4638      	mov	r0, r7
 80080ba:	f001 f97b 	bl	80093b4 <__mcmp>
 80080be:	2800      	cmp	r0, #0
 80080c0:	db25      	blt.n	800810e <quorem+0xec>
 80080c2:	4629      	mov	r1, r5
 80080c4:	2000      	movs	r0, #0
 80080c6:	f858 2b04 	ldr.w	r2, [r8], #4
 80080ca:	f8d1 c000 	ldr.w	ip, [r1]
 80080ce:	fa1f fe82 	uxth.w	lr, r2
 80080d2:	fa1f f38c 	uxth.w	r3, ip
 80080d6:	eba3 030e 	sub.w	r3, r3, lr
 80080da:	4403      	add	r3, r0
 80080dc:	0c12      	lsrs	r2, r2, #16
 80080de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80080e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080ec:	45c1      	cmp	r9, r8
 80080ee:	f841 3b04 	str.w	r3, [r1], #4
 80080f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80080f6:	d2e6      	bcs.n	80080c6 <quorem+0xa4>
 80080f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008100:	b922      	cbnz	r2, 800810c <quorem+0xea>
 8008102:	3b04      	subs	r3, #4
 8008104:	429d      	cmp	r5, r3
 8008106:	461a      	mov	r2, r3
 8008108:	d30b      	bcc.n	8008122 <quorem+0x100>
 800810a:	613c      	str	r4, [r7, #16]
 800810c:	3601      	adds	r6, #1
 800810e:	4630      	mov	r0, r6
 8008110:	b003      	add	sp, #12
 8008112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008116:	6812      	ldr	r2, [r2, #0]
 8008118:	3b04      	subs	r3, #4
 800811a:	2a00      	cmp	r2, #0
 800811c:	d1cb      	bne.n	80080b6 <quorem+0x94>
 800811e:	3c01      	subs	r4, #1
 8008120:	e7c6      	b.n	80080b0 <quorem+0x8e>
 8008122:	6812      	ldr	r2, [r2, #0]
 8008124:	3b04      	subs	r3, #4
 8008126:	2a00      	cmp	r2, #0
 8008128:	d1ef      	bne.n	800810a <quorem+0xe8>
 800812a:	3c01      	subs	r4, #1
 800812c:	e7ea      	b.n	8008104 <quorem+0xe2>
 800812e:	2000      	movs	r0, #0
 8008130:	e7ee      	b.n	8008110 <quorem+0xee>
 8008132:	0000      	movs	r0, r0
 8008134:	0000      	movs	r0, r0
	...

08008138 <_dtoa_r>:
 8008138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813c:	69c7      	ldr	r7, [r0, #28]
 800813e:	b099      	sub	sp, #100	@ 0x64
 8008140:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008144:	ec55 4b10 	vmov	r4, r5, d0
 8008148:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800814a:	9109      	str	r1, [sp, #36]	@ 0x24
 800814c:	4683      	mov	fp, r0
 800814e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008150:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008152:	b97f      	cbnz	r7, 8008174 <_dtoa_r+0x3c>
 8008154:	2010      	movs	r0, #16
 8008156:	f000 fdfd 	bl	8008d54 <malloc>
 800815a:	4602      	mov	r2, r0
 800815c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008160:	b920      	cbnz	r0, 800816c <_dtoa_r+0x34>
 8008162:	4ba7      	ldr	r3, [pc, #668]	@ (8008400 <_dtoa_r+0x2c8>)
 8008164:	21ef      	movs	r1, #239	@ 0xef
 8008166:	48a7      	ldr	r0, [pc, #668]	@ (8008404 <_dtoa_r+0x2cc>)
 8008168:	f001 fc68 	bl	8009a3c <__assert_func>
 800816c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008170:	6007      	str	r7, [r0, #0]
 8008172:	60c7      	str	r7, [r0, #12]
 8008174:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008178:	6819      	ldr	r1, [r3, #0]
 800817a:	b159      	cbz	r1, 8008194 <_dtoa_r+0x5c>
 800817c:	685a      	ldr	r2, [r3, #4]
 800817e:	604a      	str	r2, [r1, #4]
 8008180:	2301      	movs	r3, #1
 8008182:	4093      	lsls	r3, r2
 8008184:	608b      	str	r3, [r1, #8]
 8008186:	4658      	mov	r0, fp
 8008188:	f000 feda 	bl	8008f40 <_Bfree>
 800818c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008190:	2200      	movs	r2, #0
 8008192:	601a      	str	r2, [r3, #0]
 8008194:	1e2b      	subs	r3, r5, #0
 8008196:	bfb9      	ittee	lt
 8008198:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800819c:	9303      	strlt	r3, [sp, #12]
 800819e:	2300      	movge	r3, #0
 80081a0:	6033      	strge	r3, [r6, #0]
 80081a2:	9f03      	ldr	r7, [sp, #12]
 80081a4:	4b98      	ldr	r3, [pc, #608]	@ (8008408 <_dtoa_r+0x2d0>)
 80081a6:	bfbc      	itt	lt
 80081a8:	2201      	movlt	r2, #1
 80081aa:	6032      	strlt	r2, [r6, #0]
 80081ac:	43bb      	bics	r3, r7
 80081ae:	d112      	bne.n	80081d6 <_dtoa_r+0x9e>
 80081b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80081b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081b6:	6013      	str	r3, [r2, #0]
 80081b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081bc:	4323      	orrs	r3, r4
 80081be:	f000 854d 	beq.w	8008c5c <_dtoa_r+0xb24>
 80081c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800841c <_dtoa_r+0x2e4>
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 854f 	beq.w	8008c6c <_dtoa_r+0xb34>
 80081ce:	f10a 0303 	add.w	r3, sl, #3
 80081d2:	f000 bd49 	b.w	8008c68 <_dtoa_r+0xb30>
 80081d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80081da:	2200      	movs	r2, #0
 80081dc:	ec51 0b17 	vmov	r0, r1, d7
 80081e0:	2300      	movs	r3, #0
 80081e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80081e6:	f7f8 fc87 	bl	8000af8 <__aeabi_dcmpeq>
 80081ea:	4680      	mov	r8, r0
 80081ec:	b158      	cbz	r0, 8008206 <_dtoa_r+0xce>
 80081ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80081f0:	2301      	movs	r3, #1
 80081f2:	6013      	str	r3, [r2, #0]
 80081f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081f6:	b113      	cbz	r3, 80081fe <_dtoa_r+0xc6>
 80081f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80081fa:	4b84      	ldr	r3, [pc, #528]	@ (800840c <_dtoa_r+0x2d4>)
 80081fc:	6013      	str	r3, [r2, #0]
 80081fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008420 <_dtoa_r+0x2e8>
 8008202:	f000 bd33 	b.w	8008c6c <_dtoa_r+0xb34>
 8008206:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800820a:	aa16      	add	r2, sp, #88	@ 0x58
 800820c:	a917      	add	r1, sp, #92	@ 0x5c
 800820e:	4658      	mov	r0, fp
 8008210:	f001 f980 	bl	8009514 <__d2b>
 8008214:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008218:	4681      	mov	r9, r0
 800821a:	2e00      	cmp	r6, #0
 800821c:	d077      	beq.n	800830e <_dtoa_r+0x1d6>
 800821e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008220:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008228:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800822c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008230:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008234:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008238:	4619      	mov	r1, r3
 800823a:	2200      	movs	r2, #0
 800823c:	4b74      	ldr	r3, [pc, #464]	@ (8008410 <_dtoa_r+0x2d8>)
 800823e:	f7f8 f83b 	bl	80002b8 <__aeabi_dsub>
 8008242:	a369      	add	r3, pc, #420	@ (adr r3, 80083e8 <_dtoa_r+0x2b0>)
 8008244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008248:	f7f8 f9ee 	bl	8000628 <__aeabi_dmul>
 800824c:	a368      	add	r3, pc, #416	@ (adr r3, 80083f0 <_dtoa_r+0x2b8>)
 800824e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008252:	f7f8 f833 	bl	80002bc <__adddf3>
 8008256:	4604      	mov	r4, r0
 8008258:	4630      	mov	r0, r6
 800825a:	460d      	mov	r5, r1
 800825c:	f7f8 f97a 	bl	8000554 <__aeabi_i2d>
 8008260:	a365      	add	r3, pc, #404	@ (adr r3, 80083f8 <_dtoa_r+0x2c0>)
 8008262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008266:	f7f8 f9df 	bl	8000628 <__aeabi_dmul>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	4620      	mov	r0, r4
 8008270:	4629      	mov	r1, r5
 8008272:	f7f8 f823 	bl	80002bc <__adddf3>
 8008276:	4604      	mov	r4, r0
 8008278:	460d      	mov	r5, r1
 800827a:	f7f8 fc85 	bl	8000b88 <__aeabi_d2iz>
 800827e:	2200      	movs	r2, #0
 8008280:	4607      	mov	r7, r0
 8008282:	2300      	movs	r3, #0
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 fc40 	bl	8000b0c <__aeabi_dcmplt>
 800828c:	b140      	cbz	r0, 80082a0 <_dtoa_r+0x168>
 800828e:	4638      	mov	r0, r7
 8008290:	f7f8 f960 	bl	8000554 <__aeabi_i2d>
 8008294:	4622      	mov	r2, r4
 8008296:	462b      	mov	r3, r5
 8008298:	f7f8 fc2e 	bl	8000af8 <__aeabi_dcmpeq>
 800829c:	b900      	cbnz	r0, 80082a0 <_dtoa_r+0x168>
 800829e:	3f01      	subs	r7, #1
 80082a0:	2f16      	cmp	r7, #22
 80082a2:	d851      	bhi.n	8008348 <_dtoa_r+0x210>
 80082a4:	4b5b      	ldr	r3, [pc, #364]	@ (8008414 <_dtoa_r+0x2dc>)
 80082a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082b2:	f7f8 fc2b 	bl	8000b0c <__aeabi_dcmplt>
 80082b6:	2800      	cmp	r0, #0
 80082b8:	d048      	beq.n	800834c <_dtoa_r+0x214>
 80082ba:	3f01      	subs	r7, #1
 80082bc:	2300      	movs	r3, #0
 80082be:	9312      	str	r3, [sp, #72]	@ 0x48
 80082c0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80082c2:	1b9b      	subs	r3, r3, r6
 80082c4:	1e5a      	subs	r2, r3, #1
 80082c6:	bf44      	itt	mi
 80082c8:	f1c3 0801 	rsbmi	r8, r3, #1
 80082cc:	2300      	movmi	r3, #0
 80082ce:	9208      	str	r2, [sp, #32]
 80082d0:	bf54      	ite	pl
 80082d2:	f04f 0800 	movpl.w	r8, #0
 80082d6:	9308      	strmi	r3, [sp, #32]
 80082d8:	2f00      	cmp	r7, #0
 80082da:	db39      	blt.n	8008350 <_dtoa_r+0x218>
 80082dc:	9b08      	ldr	r3, [sp, #32]
 80082de:	970f      	str	r7, [sp, #60]	@ 0x3c
 80082e0:	443b      	add	r3, r7
 80082e2:	9308      	str	r3, [sp, #32]
 80082e4:	2300      	movs	r3, #0
 80082e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80082e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ea:	2b09      	cmp	r3, #9
 80082ec:	d864      	bhi.n	80083b8 <_dtoa_r+0x280>
 80082ee:	2b05      	cmp	r3, #5
 80082f0:	bfc4      	itt	gt
 80082f2:	3b04      	subgt	r3, #4
 80082f4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80082f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f8:	f1a3 0302 	sub.w	r3, r3, #2
 80082fc:	bfcc      	ite	gt
 80082fe:	2400      	movgt	r4, #0
 8008300:	2401      	movle	r4, #1
 8008302:	2b03      	cmp	r3, #3
 8008304:	d863      	bhi.n	80083ce <_dtoa_r+0x296>
 8008306:	e8df f003 	tbb	[pc, r3]
 800830a:	372a      	.short	0x372a
 800830c:	5535      	.short	0x5535
 800830e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008312:	441e      	add	r6, r3
 8008314:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008318:	2b20      	cmp	r3, #32
 800831a:	bfc1      	itttt	gt
 800831c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008320:	409f      	lslgt	r7, r3
 8008322:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008326:	fa24 f303 	lsrgt.w	r3, r4, r3
 800832a:	bfd6      	itet	le
 800832c:	f1c3 0320 	rsble	r3, r3, #32
 8008330:	ea47 0003 	orrgt.w	r0, r7, r3
 8008334:	fa04 f003 	lslle.w	r0, r4, r3
 8008338:	f7f8 f8fc 	bl	8000534 <__aeabi_ui2d>
 800833c:	2201      	movs	r2, #1
 800833e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008342:	3e01      	subs	r6, #1
 8008344:	9214      	str	r2, [sp, #80]	@ 0x50
 8008346:	e777      	b.n	8008238 <_dtoa_r+0x100>
 8008348:	2301      	movs	r3, #1
 800834a:	e7b8      	b.n	80082be <_dtoa_r+0x186>
 800834c:	9012      	str	r0, [sp, #72]	@ 0x48
 800834e:	e7b7      	b.n	80082c0 <_dtoa_r+0x188>
 8008350:	427b      	negs	r3, r7
 8008352:	930a      	str	r3, [sp, #40]	@ 0x28
 8008354:	2300      	movs	r3, #0
 8008356:	eba8 0807 	sub.w	r8, r8, r7
 800835a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800835c:	e7c4      	b.n	80082e8 <_dtoa_r+0x1b0>
 800835e:	2300      	movs	r3, #0
 8008360:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008362:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008364:	2b00      	cmp	r3, #0
 8008366:	dc35      	bgt.n	80083d4 <_dtoa_r+0x29c>
 8008368:	2301      	movs	r3, #1
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	9307      	str	r3, [sp, #28]
 800836e:	461a      	mov	r2, r3
 8008370:	920e      	str	r2, [sp, #56]	@ 0x38
 8008372:	e00b      	b.n	800838c <_dtoa_r+0x254>
 8008374:	2301      	movs	r3, #1
 8008376:	e7f3      	b.n	8008360 <_dtoa_r+0x228>
 8008378:	2300      	movs	r3, #0
 800837a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800837c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800837e:	18fb      	adds	r3, r7, r3
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	3301      	adds	r3, #1
 8008384:	2b01      	cmp	r3, #1
 8008386:	9307      	str	r3, [sp, #28]
 8008388:	bfb8      	it	lt
 800838a:	2301      	movlt	r3, #1
 800838c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008390:	2100      	movs	r1, #0
 8008392:	2204      	movs	r2, #4
 8008394:	f102 0514 	add.w	r5, r2, #20
 8008398:	429d      	cmp	r5, r3
 800839a:	d91f      	bls.n	80083dc <_dtoa_r+0x2a4>
 800839c:	6041      	str	r1, [r0, #4]
 800839e:	4658      	mov	r0, fp
 80083a0:	f000 fd8e 	bl	8008ec0 <_Balloc>
 80083a4:	4682      	mov	sl, r0
 80083a6:	2800      	cmp	r0, #0
 80083a8:	d13c      	bne.n	8008424 <_dtoa_r+0x2ec>
 80083aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008418 <_dtoa_r+0x2e0>)
 80083ac:	4602      	mov	r2, r0
 80083ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80083b2:	e6d8      	b.n	8008166 <_dtoa_r+0x2e>
 80083b4:	2301      	movs	r3, #1
 80083b6:	e7e0      	b.n	800837a <_dtoa_r+0x242>
 80083b8:	2401      	movs	r4, #1
 80083ba:	2300      	movs	r3, #0
 80083bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80083be:	940b      	str	r4, [sp, #44]	@ 0x2c
 80083c0:	f04f 33ff 	mov.w	r3, #4294967295
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	9307      	str	r3, [sp, #28]
 80083c8:	2200      	movs	r2, #0
 80083ca:	2312      	movs	r3, #18
 80083cc:	e7d0      	b.n	8008370 <_dtoa_r+0x238>
 80083ce:	2301      	movs	r3, #1
 80083d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083d2:	e7f5      	b.n	80083c0 <_dtoa_r+0x288>
 80083d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	9307      	str	r3, [sp, #28]
 80083da:	e7d7      	b.n	800838c <_dtoa_r+0x254>
 80083dc:	3101      	adds	r1, #1
 80083de:	0052      	lsls	r2, r2, #1
 80083e0:	e7d8      	b.n	8008394 <_dtoa_r+0x25c>
 80083e2:	bf00      	nop
 80083e4:	f3af 8000 	nop.w
 80083e8:	636f4361 	.word	0x636f4361
 80083ec:	3fd287a7 	.word	0x3fd287a7
 80083f0:	8b60c8b3 	.word	0x8b60c8b3
 80083f4:	3fc68a28 	.word	0x3fc68a28
 80083f8:	509f79fb 	.word	0x509f79fb
 80083fc:	3fd34413 	.word	0x3fd34413
 8008400:	0800a285 	.word	0x0800a285
 8008404:	0800a29c 	.word	0x0800a29c
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	0800a255 	.word	0x0800a255
 8008410:	3ff80000 	.word	0x3ff80000
 8008414:	0800a398 	.word	0x0800a398
 8008418:	0800a2f4 	.word	0x0800a2f4
 800841c:	0800a281 	.word	0x0800a281
 8008420:	0800a254 	.word	0x0800a254
 8008424:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008428:	6018      	str	r0, [r3, #0]
 800842a:	9b07      	ldr	r3, [sp, #28]
 800842c:	2b0e      	cmp	r3, #14
 800842e:	f200 80a4 	bhi.w	800857a <_dtoa_r+0x442>
 8008432:	2c00      	cmp	r4, #0
 8008434:	f000 80a1 	beq.w	800857a <_dtoa_r+0x442>
 8008438:	2f00      	cmp	r7, #0
 800843a:	dd33      	ble.n	80084a4 <_dtoa_r+0x36c>
 800843c:	4bad      	ldr	r3, [pc, #692]	@ (80086f4 <_dtoa_r+0x5bc>)
 800843e:	f007 020f 	and.w	r2, r7, #15
 8008442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008446:	ed93 7b00 	vldr	d7, [r3]
 800844a:	05f8      	lsls	r0, r7, #23
 800844c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008450:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008454:	d516      	bpl.n	8008484 <_dtoa_r+0x34c>
 8008456:	4ba8      	ldr	r3, [pc, #672]	@ (80086f8 <_dtoa_r+0x5c0>)
 8008458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800845c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008460:	f7f8 fa0c 	bl	800087c <__aeabi_ddiv>
 8008464:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008468:	f004 040f 	and.w	r4, r4, #15
 800846c:	2603      	movs	r6, #3
 800846e:	4da2      	ldr	r5, [pc, #648]	@ (80086f8 <_dtoa_r+0x5c0>)
 8008470:	b954      	cbnz	r4, 8008488 <_dtoa_r+0x350>
 8008472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800847a:	f7f8 f9ff 	bl	800087c <__aeabi_ddiv>
 800847e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008482:	e028      	b.n	80084d6 <_dtoa_r+0x39e>
 8008484:	2602      	movs	r6, #2
 8008486:	e7f2      	b.n	800846e <_dtoa_r+0x336>
 8008488:	07e1      	lsls	r1, r4, #31
 800848a:	d508      	bpl.n	800849e <_dtoa_r+0x366>
 800848c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008490:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008494:	f7f8 f8c8 	bl	8000628 <__aeabi_dmul>
 8008498:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800849c:	3601      	adds	r6, #1
 800849e:	1064      	asrs	r4, r4, #1
 80084a0:	3508      	adds	r5, #8
 80084a2:	e7e5      	b.n	8008470 <_dtoa_r+0x338>
 80084a4:	f000 80d2 	beq.w	800864c <_dtoa_r+0x514>
 80084a8:	427c      	negs	r4, r7
 80084aa:	4b92      	ldr	r3, [pc, #584]	@ (80086f4 <_dtoa_r+0x5bc>)
 80084ac:	4d92      	ldr	r5, [pc, #584]	@ (80086f8 <_dtoa_r+0x5c0>)
 80084ae:	f004 020f 	and.w	r2, r4, #15
 80084b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084be:	f7f8 f8b3 	bl	8000628 <__aeabi_dmul>
 80084c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084c6:	1124      	asrs	r4, r4, #4
 80084c8:	2300      	movs	r3, #0
 80084ca:	2602      	movs	r6, #2
 80084cc:	2c00      	cmp	r4, #0
 80084ce:	f040 80b2 	bne.w	8008636 <_dtoa_r+0x4fe>
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1d3      	bne.n	800847e <_dtoa_r+0x346>
 80084d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80084d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 80b7 	beq.w	8008650 <_dtoa_r+0x518>
 80084e2:	4b86      	ldr	r3, [pc, #536]	@ (80086fc <_dtoa_r+0x5c4>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	4620      	mov	r0, r4
 80084e8:	4629      	mov	r1, r5
 80084ea:	f7f8 fb0f 	bl	8000b0c <__aeabi_dcmplt>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f000 80ae 	beq.w	8008650 <_dtoa_r+0x518>
 80084f4:	9b07      	ldr	r3, [sp, #28]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f000 80aa 	beq.w	8008650 <_dtoa_r+0x518>
 80084fc:	9b00      	ldr	r3, [sp, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	dd37      	ble.n	8008572 <_dtoa_r+0x43a>
 8008502:	1e7b      	subs	r3, r7, #1
 8008504:	9304      	str	r3, [sp, #16]
 8008506:	4620      	mov	r0, r4
 8008508:	4b7d      	ldr	r3, [pc, #500]	@ (8008700 <_dtoa_r+0x5c8>)
 800850a:	2200      	movs	r2, #0
 800850c:	4629      	mov	r1, r5
 800850e:	f7f8 f88b 	bl	8000628 <__aeabi_dmul>
 8008512:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008516:	9c00      	ldr	r4, [sp, #0]
 8008518:	3601      	adds	r6, #1
 800851a:	4630      	mov	r0, r6
 800851c:	f7f8 f81a 	bl	8000554 <__aeabi_i2d>
 8008520:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008524:	f7f8 f880 	bl	8000628 <__aeabi_dmul>
 8008528:	4b76      	ldr	r3, [pc, #472]	@ (8008704 <_dtoa_r+0x5cc>)
 800852a:	2200      	movs	r2, #0
 800852c:	f7f7 fec6 	bl	80002bc <__adddf3>
 8008530:	4605      	mov	r5, r0
 8008532:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008536:	2c00      	cmp	r4, #0
 8008538:	f040 808d 	bne.w	8008656 <_dtoa_r+0x51e>
 800853c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008540:	4b71      	ldr	r3, [pc, #452]	@ (8008708 <_dtoa_r+0x5d0>)
 8008542:	2200      	movs	r2, #0
 8008544:	f7f7 feb8 	bl	80002b8 <__aeabi_dsub>
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008550:	462a      	mov	r2, r5
 8008552:	4633      	mov	r3, r6
 8008554:	f7f8 faf8 	bl	8000b48 <__aeabi_dcmpgt>
 8008558:	2800      	cmp	r0, #0
 800855a:	f040 828b 	bne.w	8008a74 <_dtoa_r+0x93c>
 800855e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008562:	462a      	mov	r2, r5
 8008564:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008568:	f7f8 fad0 	bl	8000b0c <__aeabi_dcmplt>
 800856c:	2800      	cmp	r0, #0
 800856e:	f040 8128 	bne.w	80087c2 <_dtoa_r+0x68a>
 8008572:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008576:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800857a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800857c:	2b00      	cmp	r3, #0
 800857e:	f2c0 815a 	blt.w	8008836 <_dtoa_r+0x6fe>
 8008582:	2f0e      	cmp	r7, #14
 8008584:	f300 8157 	bgt.w	8008836 <_dtoa_r+0x6fe>
 8008588:	4b5a      	ldr	r3, [pc, #360]	@ (80086f4 <_dtoa_r+0x5bc>)
 800858a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800858e:	ed93 7b00 	vldr	d7, [r3]
 8008592:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008594:	2b00      	cmp	r3, #0
 8008596:	ed8d 7b00 	vstr	d7, [sp]
 800859a:	da03      	bge.n	80085a4 <_dtoa_r+0x46c>
 800859c:	9b07      	ldr	r3, [sp, #28]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f340 8101 	ble.w	80087a6 <_dtoa_r+0x66e>
 80085a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80085a8:	4656      	mov	r6, sl
 80085aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085ae:	4620      	mov	r0, r4
 80085b0:	4629      	mov	r1, r5
 80085b2:	f7f8 f963 	bl	800087c <__aeabi_ddiv>
 80085b6:	f7f8 fae7 	bl	8000b88 <__aeabi_d2iz>
 80085ba:	4680      	mov	r8, r0
 80085bc:	f7f7 ffca 	bl	8000554 <__aeabi_i2d>
 80085c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085c4:	f7f8 f830 	bl	8000628 <__aeabi_dmul>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4620      	mov	r0, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80085d4:	f7f7 fe70 	bl	80002b8 <__aeabi_dsub>
 80085d8:	f806 4b01 	strb.w	r4, [r6], #1
 80085dc:	9d07      	ldr	r5, [sp, #28]
 80085de:	eba6 040a 	sub.w	r4, r6, sl
 80085e2:	42a5      	cmp	r5, r4
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	f040 8117 	bne.w	800881a <_dtoa_r+0x6e2>
 80085ec:	f7f7 fe66 	bl	80002bc <__adddf3>
 80085f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085f4:	4604      	mov	r4, r0
 80085f6:	460d      	mov	r5, r1
 80085f8:	f7f8 faa6 	bl	8000b48 <__aeabi_dcmpgt>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	f040 80f9 	bne.w	80087f4 <_dtoa_r+0x6bc>
 8008602:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008606:	4620      	mov	r0, r4
 8008608:	4629      	mov	r1, r5
 800860a:	f7f8 fa75 	bl	8000af8 <__aeabi_dcmpeq>
 800860e:	b118      	cbz	r0, 8008618 <_dtoa_r+0x4e0>
 8008610:	f018 0f01 	tst.w	r8, #1
 8008614:	f040 80ee 	bne.w	80087f4 <_dtoa_r+0x6bc>
 8008618:	4649      	mov	r1, r9
 800861a:	4658      	mov	r0, fp
 800861c:	f000 fc90 	bl	8008f40 <_Bfree>
 8008620:	2300      	movs	r3, #0
 8008622:	7033      	strb	r3, [r6, #0]
 8008624:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008626:	3701      	adds	r7, #1
 8008628:	601f      	str	r7, [r3, #0]
 800862a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800862c:	2b00      	cmp	r3, #0
 800862e:	f000 831d 	beq.w	8008c6c <_dtoa_r+0xb34>
 8008632:	601e      	str	r6, [r3, #0]
 8008634:	e31a      	b.n	8008c6c <_dtoa_r+0xb34>
 8008636:	07e2      	lsls	r2, r4, #31
 8008638:	d505      	bpl.n	8008646 <_dtoa_r+0x50e>
 800863a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800863e:	f7f7 fff3 	bl	8000628 <__aeabi_dmul>
 8008642:	3601      	adds	r6, #1
 8008644:	2301      	movs	r3, #1
 8008646:	1064      	asrs	r4, r4, #1
 8008648:	3508      	adds	r5, #8
 800864a:	e73f      	b.n	80084cc <_dtoa_r+0x394>
 800864c:	2602      	movs	r6, #2
 800864e:	e742      	b.n	80084d6 <_dtoa_r+0x39e>
 8008650:	9c07      	ldr	r4, [sp, #28]
 8008652:	9704      	str	r7, [sp, #16]
 8008654:	e761      	b.n	800851a <_dtoa_r+0x3e2>
 8008656:	4b27      	ldr	r3, [pc, #156]	@ (80086f4 <_dtoa_r+0x5bc>)
 8008658:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800865a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800865e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008662:	4454      	add	r4, sl
 8008664:	2900      	cmp	r1, #0
 8008666:	d053      	beq.n	8008710 <_dtoa_r+0x5d8>
 8008668:	4928      	ldr	r1, [pc, #160]	@ (800870c <_dtoa_r+0x5d4>)
 800866a:	2000      	movs	r0, #0
 800866c:	f7f8 f906 	bl	800087c <__aeabi_ddiv>
 8008670:	4633      	mov	r3, r6
 8008672:	462a      	mov	r2, r5
 8008674:	f7f7 fe20 	bl	80002b8 <__aeabi_dsub>
 8008678:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800867c:	4656      	mov	r6, sl
 800867e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008682:	f7f8 fa81 	bl	8000b88 <__aeabi_d2iz>
 8008686:	4605      	mov	r5, r0
 8008688:	f7f7 ff64 	bl	8000554 <__aeabi_i2d>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008694:	f7f7 fe10 	bl	80002b8 <__aeabi_dsub>
 8008698:	3530      	adds	r5, #48	@ 0x30
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086a2:	f806 5b01 	strb.w	r5, [r6], #1
 80086a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086aa:	f7f8 fa2f 	bl	8000b0c <__aeabi_dcmplt>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d171      	bne.n	8008796 <_dtoa_r+0x65e>
 80086b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086b6:	4911      	ldr	r1, [pc, #68]	@ (80086fc <_dtoa_r+0x5c4>)
 80086b8:	2000      	movs	r0, #0
 80086ba:	f7f7 fdfd 	bl	80002b8 <__aeabi_dsub>
 80086be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086c2:	f7f8 fa23 	bl	8000b0c <__aeabi_dcmplt>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	f040 8095 	bne.w	80087f6 <_dtoa_r+0x6be>
 80086cc:	42a6      	cmp	r6, r4
 80086ce:	f43f af50 	beq.w	8008572 <_dtoa_r+0x43a>
 80086d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80086d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008700 <_dtoa_r+0x5c8>)
 80086d8:	2200      	movs	r2, #0
 80086da:	f7f7 ffa5 	bl	8000628 <__aeabi_dmul>
 80086de:	4b08      	ldr	r3, [pc, #32]	@ (8008700 <_dtoa_r+0x5c8>)
 80086e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086e4:	2200      	movs	r2, #0
 80086e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086ea:	f7f7 ff9d 	bl	8000628 <__aeabi_dmul>
 80086ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086f2:	e7c4      	b.n	800867e <_dtoa_r+0x546>
 80086f4:	0800a398 	.word	0x0800a398
 80086f8:	0800a370 	.word	0x0800a370
 80086fc:	3ff00000 	.word	0x3ff00000
 8008700:	40240000 	.word	0x40240000
 8008704:	401c0000 	.word	0x401c0000
 8008708:	40140000 	.word	0x40140000
 800870c:	3fe00000 	.word	0x3fe00000
 8008710:	4631      	mov	r1, r6
 8008712:	4628      	mov	r0, r5
 8008714:	f7f7 ff88 	bl	8000628 <__aeabi_dmul>
 8008718:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800871c:	9415      	str	r4, [sp, #84]	@ 0x54
 800871e:	4656      	mov	r6, sl
 8008720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008724:	f7f8 fa30 	bl	8000b88 <__aeabi_d2iz>
 8008728:	4605      	mov	r5, r0
 800872a:	f7f7 ff13 	bl	8000554 <__aeabi_i2d>
 800872e:	4602      	mov	r2, r0
 8008730:	460b      	mov	r3, r1
 8008732:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008736:	f7f7 fdbf 	bl	80002b8 <__aeabi_dsub>
 800873a:	3530      	adds	r5, #48	@ 0x30
 800873c:	f806 5b01 	strb.w	r5, [r6], #1
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	42a6      	cmp	r6, r4
 8008746:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800874a:	f04f 0200 	mov.w	r2, #0
 800874e:	d124      	bne.n	800879a <_dtoa_r+0x662>
 8008750:	4bac      	ldr	r3, [pc, #688]	@ (8008a04 <_dtoa_r+0x8cc>)
 8008752:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008756:	f7f7 fdb1 	bl	80002bc <__adddf3>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008762:	f7f8 f9f1 	bl	8000b48 <__aeabi_dcmpgt>
 8008766:	2800      	cmp	r0, #0
 8008768:	d145      	bne.n	80087f6 <_dtoa_r+0x6be>
 800876a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800876e:	49a5      	ldr	r1, [pc, #660]	@ (8008a04 <_dtoa_r+0x8cc>)
 8008770:	2000      	movs	r0, #0
 8008772:	f7f7 fda1 	bl	80002b8 <__aeabi_dsub>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800877e:	f7f8 f9c5 	bl	8000b0c <__aeabi_dcmplt>
 8008782:	2800      	cmp	r0, #0
 8008784:	f43f aef5 	beq.w	8008572 <_dtoa_r+0x43a>
 8008788:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800878a:	1e73      	subs	r3, r6, #1
 800878c:	9315      	str	r3, [sp, #84]	@ 0x54
 800878e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008792:	2b30      	cmp	r3, #48	@ 0x30
 8008794:	d0f8      	beq.n	8008788 <_dtoa_r+0x650>
 8008796:	9f04      	ldr	r7, [sp, #16]
 8008798:	e73e      	b.n	8008618 <_dtoa_r+0x4e0>
 800879a:	4b9b      	ldr	r3, [pc, #620]	@ (8008a08 <_dtoa_r+0x8d0>)
 800879c:	f7f7 ff44 	bl	8000628 <__aeabi_dmul>
 80087a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087a4:	e7bc      	b.n	8008720 <_dtoa_r+0x5e8>
 80087a6:	d10c      	bne.n	80087c2 <_dtoa_r+0x68a>
 80087a8:	4b98      	ldr	r3, [pc, #608]	@ (8008a0c <_dtoa_r+0x8d4>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087b0:	f7f7 ff3a 	bl	8000628 <__aeabi_dmul>
 80087b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087b8:	f7f8 f9bc 	bl	8000b34 <__aeabi_dcmpge>
 80087bc:	2800      	cmp	r0, #0
 80087be:	f000 8157 	beq.w	8008a70 <_dtoa_r+0x938>
 80087c2:	2400      	movs	r4, #0
 80087c4:	4625      	mov	r5, r4
 80087c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087c8:	43db      	mvns	r3, r3
 80087ca:	9304      	str	r3, [sp, #16]
 80087cc:	4656      	mov	r6, sl
 80087ce:	2700      	movs	r7, #0
 80087d0:	4621      	mov	r1, r4
 80087d2:	4658      	mov	r0, fp
 80087d4:	f000 fbb4 	bl	8008f40 <_Bfree>
 80087d8:	2d00      	cmp	r5, #0
 80087da:	d0dc      	beq.n	8008796 <_dtoa_r+0x65e>
 80087dc:	b12f      	cbz	r7, 80087ea <_dtoa_r+0x6b2>
 80087de:	42af      	cmp	r7, r5
 80087e0:	d003      	beq.n	80087ea <_dtoa_r+0x6b2>
 80087e2:	4639      	mov	r1, r7
 80087e4:	4658      	mov	r0, fp
 80087e6:	f000 fbab 	bl	8008f40 <_Bfree>
 80087ea:	4629      	mov	r1, r5
 80087ec:	4658      	mov	r0, fp
 80087ee:	f000 fba7 	bl	8008f40 <_Bfree>
 80087f2:	e7d0      	b.n	8008796 <_dtoa_r+0x65e>
 80087f4:	9704      	str	r7, [sp, #16]
 80087f6:	4633      	mov	r3, r6
 80087f8:	461e      	mov	r6, r3
 80087fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087fe:	2a39      	cmp	r2, #57	@ 0x39
 8008800:	d107      	bne.n	8008812 <_dtoa_r+0x6da>
 8008802:	459a      	cmp	sl, r3
 8008804:	d1f8      	bne.n	80087f8 <_dtoa_r+0x6c0>
 8008806:	9a04      	ldr	r2, [sp, #16]
 8008808:	3201      	adds	r2, #1
 800880a:	9204      	str	r2, [sp, #16]
 800880c:	2230      	movs	r2, #48	@ 0x30
 800880e:	f88a 2000 	strb.w	r2, [sl]
 8008812:	781a      	ldrb	r2, [r3, #0]
 8008814:	3201      	adds	r2, #1
 8008816:	701a      	strb	r2, [r3, #0]
 8008818:	e7bd      	b.n	8008796 <_dtoa_r+0x65e>
 800881a:	4b7b      	ldr	r3, [pc, #492]	@ (8008a08 <_dtoa_r+0x8d0>)
 800881c:	2200      	movs	r2, #0
 800881e:	f7f7 ff03 	bl	8000628 <__aeabi_dmul>
 8008822:	2200      	movs	r2, #0
 8008824:	2300      	movs	r3, #0
 8008826:	4604      	mov	r4, r0
 8008828:	460d      	mov	r5, r1
 800882a:	f7f8 f965 	bl	8000af8 <__aeabi_dcmpeq>
 800882e:	2800      	cmp	r0, #0
 8008830:	f43f aebb 	beq.w	80085aa <_dtoa_r+0x472>
 8008834:	e6f0      	b.n	8008618 <_dtoa_r+0x4e0>
 8008836:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008838:	2a00      	cmp	r2, #0
 800883a:	f000 80db 	beq.w	80089f4 <_dtoa_r+0x8bc>
 800883e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008840:	2a01      	cmp	r2, #1
 8008842:	f300 80bf 	bgt.w	80089c4 <_dtoa_r+0x88c>
 8008846:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008848:	2a00      	cmp	r2, #0
 800884a:	f000 80b7 	beq.w	80089bc <_dtoa_r+0x884>
 800884e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008852:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008854:	4646      	mov	r6, r8
 8008856:	9a08      	ldr	r2, [sp, #32]
 8008858:	2101      	movs	r1, #1
 800885a:	441a      	add	r2, r3
 800885c:	4658      	mov	r0, fp
 800885e:	4498      	add	r8, r3
 8008860:	9208      	str	r2, [sp, #32]
 8008862:	f000 fc21 	bl	80090a8 <__i2b>
 8008866:	4605      	mov	r5, r0
 8008868:	b15e      	cbz	r6, 8008882 <_dtoa_r+0x74a>
 800886a:	9b08      	ldr	r3, [sp, #32]
 800886c:	2b00      	cmp	r3, #0
 800886e:	dd08      	ble.n	8008882 <_dtoa_r+0x74a>
 8008870:	42b3      	cmp	r3, r6
 8008872:	9a08      	ldr	r2, [sp, #32]
 8008874:	bfa8      	it	ge
 8008876:	4633      	movge	r3, r6
 8008878:	eba8 0803 	sub.w	r8, r8, r3
 800887c:	1af6      	subs	r6, r6, r3
 800887e:	1ad3      	subs	r3, r2, r3
 8008880:	9308      	str	r3, [sp, #32]
 8008882:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008884:	b1f3      	cbz	r3, 80088c4 <_dtoa_r+0x78c>
 8008886:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008888:	2b00      	cmp	r3, #0
 800888a:	f000 80b7 	beq.w	80089fc <_dtoa_r+0x8c4>
 800888e:	b18c      	cbz	r4, 80088b4 <_dtoa_r+0x77c>
 8008890:	4629      	mov	r1, r5
 8008892:	4622      	mov	r2, r4
 8008894:	4658      	mov	r0, fp
 8008896:	f000 fcc7 	bl	8009228 <__pow5mult>
 800889a:	464a      	mov	r2, r9
 800889c:	4601      	mov	r1, r0
 800889e:	4605      	mov	r5, r0
 80088a0:	4658      	mov	r0, fp
 80088a2:	f000 fc17 	bl	80090d4 <__multiply>
 80088a6:	4649      	mov	r1, r9
 80088a8:	9004      	str	r0, [sp, #16]
 80088aa:	4658      	mov	r0, fp
 80088ac:	f000 fb48 	bl	8008f40 <_Bfree>
 80088b0:	9b04      	ldr	r3, [sp, #16]
 80088b2:	4699      	mov	r9, r3
 80088b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088b6:	1b1a      	subs	r2, r3, r4
 80088b8:	d004      	beq.n	80088c4 <_dtoa_r+0x78c>
 80088ba:	4649      	mov	r1, r9
 80088bc:	4658      	mov	r0, fp
 80088be:	f000 fcb3 	bl	8009228 <__pow5mult>
 80088c2:	4681      	mov	r9, r0
 80088c4:	2101      	movs	r1, #1
 80088c6:	4658      	mov	r0, fp
 80088c8:	f000 fbee 	bl	80090a8 <__i2b>
 80088cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088ce:	4604      	mov	r4, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f000 81cf 	beq.w	8008c74 <_dtoa_r+0xb3c>
 80088d6:	461a      	mov	r2, r3
 80088d8:	4601      	mov	r1, r0
 80088da:	4658      	mov	r0, fp
 80088dc:	f000 fca4 	bl	8009228 <__pow5mult>
 80088e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	4604      	mov	r4, r0
 80088e6:	f300 8095 	bgt.w	8008a14 <_dtoa_r+0x8dc>
 80088ea:	9b02      	ldr	r3, [sp, #8]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f040 8087 	bne.w	8008a00 <_dtoa_r+0x8c8>
 80088f2:	9b03      	ldr	r3, [sp, #12]
 80088f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f040 8089 	bne.w	8008a10 <_dtoa_r+0x8d8>
 80088fe:	9b03      	ldr	r3, [sp, #12]
 8008900:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008904:	0d1b      	lsrs	r3, r3, #20
 8008906:	051b      	lsls	r3, r3, #20
 8008908:	b12b      	cbz	r3, 8008916 <_dtoa_r+0x7de>
 800890a:	9b08      	ldr	r3, [sp, #32]
 800890c:	3301      	adds	r3, #1
 800890e:	9308      	str	r3, [sp, #32]
 8008910:	f108 0801 	add.w	r8, r8, #1
 8008914:	2301      	movs	r3, #1
 8008916:	930a      	str	r3, [sp, #40]	@ 0x28
 8008918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 81b0 	beq.w	8008c80 <_dtoa_r+0xb48>
 8008920:	6923      	ldr	r3, [r4, #16]
 8008922:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008926:	6918      	ldr	r0, [r3, #16]
 8008928:	f000 fb72 	bl	8009010 <__hi0bits>
 800892c:	f1c0 0020 	rsb	r0, r0, #32
 8008930:	9b08      	ldr	r3, [sp, #32]
 8008932:	4418      	add	r0, r3
 8008934:	f010 001f 	ands.w	r0, r0, #31
 8008938:	d077      	beq.n	8008a2a <_dtoa_r+0x8f2>
 800893a:	f1c0 0320 	rsb	r3, r0, #32
 800893e:	2b04      	cmp	r3, #4
 8008940:	dd6b      	ble.n	8008a1a <_dtoa_r+0x8e2>
 8008942:	9b08      	ldr	r3, [sp, #32]
 8008944:	f1c0 001c 	rsb	r0, r0, #28
 8008948:	4403      	add	r3, r0
 800894a:	4480      	add	r8, r0
 800894c:	4406      	add	r6, r0
 800894e:	9308      	str	r3, [sp, #32]
 8008950:	f1b8 0f00 	cmp.w	r8, #0
 8008954:	dd05      	ble.n	8008962 <_dtoa_r+0x82a>
 8008956:	4649      	mov	r1, r9
 8008958:	4642      	mov	r2, r8
 800895a:	4658      	mov	r0, fp
 800895c:	f000 fcbe 	bl	80092dc <__lshift>
 8008960:	4681      	mov	r9, r0
 8008962:	9b08      	ldr	r3, [sp, #32]
 8008964:	2b00      	cmp	r3, #0
 8008966:	dd05      	ble.n	8008974 <_dtoa_r+0x83c>
 8008968:	4621      	mov	r1, r4
 800896a:	461a      	mov	r2, r3
 800896c:	4658      	mov	r0, fp
 800896e:	f000 fcb5 	bl	80092dc <__lshift>
 8008972:	4604      	mov	r4, r0
 8008974:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008976:	2b00      	cmp	r3, #0
 8008978:	d059      	beq.n	8008a2e <_dtoa_r+0x8f6>
 800897a:	4621      	mov	r1, r4
 800897c:	4648      	mov	r0, r9
 800897e:	f000 fd19 	bl	80093b4 <__mcmp>
 8008982:	2800      	cmp	r0, #0
 8008984:	da53      	bge.n	8008a2e <_dtoa_r+0x8f6>
 8008986:	1e7b      	subs	r3, r7, #1
 8008988:	9304      	str	r3, [sp, #16]
 800898a:	4649      	mov	r1, r9
 800898c:	2300      	movs	r3, #0
 800898e:	220a      	movs	r2, #10
 8008990:	4658      	mov	r0, fp
 8008992:	f000 faf7 	bl	8008f84 <__multadd>
 8008996:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008998:	4681      	mov	r9, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 8172 	beq.w	8008c84 <_dtoa_r+0xb4c>
 80089a0:	2300      	movs	r3, #0
 80089a2:	4629      	mov	r1, r5
 80089a4:	220a      	movs	r2, #10
 80089a6:	4658      	mov	r0, fp
 80089a8:	f000 faec 	bl	8008f84 <__multadd>
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	4605      	mov	r5, r0
 80089b2:	dc67      	bgt.n	8008a84 <_dtoa_r+0x94c>
 80089b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b6:	2b02      	cmp	r3, #2
 80089b8:	dc41      	bgt.n	8008a3e <_dtoa_r+0x906>
 80089ba:	e063      	b.n	8008a84 <_dtoa_r+0x94c>
 80089bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80089be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80089c2:	e746      	b.n	8008852 <_dtoa_r+0x71a>
 80089c4:	9b07      	ldr	r3, [sp, #28]
 80089c6:	1e5c      	subs	r4, r3, #1
 80089c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089ca:	42a3      	cmp	r3, r4
 80089cc:	bfbf      	itttt	lt
 80089ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80089d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80089d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80089d4:	1ae3      	sublt	r3, r4, r3
 80089d6:	bfb4      	ite	lt
 80089d8:	18d2      	addlt	r2, r2, r3
 80089da:	1b1c      	subge	r4, r3, r4
 80089dc:	9b07      	ldr	r3, [sp, #28]
 80089de:	bfbc      	itt	lt
 80089e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80089e2:	2400      	movlt	r4, #0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	bfb5      	itete	lt
 80089e8:	eba8 0603 	sublt.w	r6, r8, r3
 80089ec:	9b07      	ldrge	r3, [sp, #28]
 80089ee:	2300      	movlt	r3, #0
 80089f0:	4646      	movge	r6, r8
 80089f2:	e730      	b.n	8008856 <_dtoa_r+0x71e>
 80089f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80089f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80089f8:	4646      	mov	r6, r8
 80089fa:	e735      	b.n	8008868 <_dtoa_r+0x730>
 80089fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089fe:	e75c      	b.n	80088ba <_dtoa_r+0x782>
 8008a00:	2300      	movs	r3, #0
 8008a02:	e788      	b.n	8008916 <_dtoa_r+0x7de>
 8008a04:	3fe00000 	.word	0x3fe00000
 8008a08:	40240000 	.word	0x40240000
 8008a0c:	40140000 	.word	0x40140000
 8008a10:	9b02      	ldr	r3, [sp, #8]
 8008a12:	e780      	b.n	8008916 <_dtoa_r+0x7de>
 8008a14:	2300      	movs	r3, #0
 8008a16:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a18:	e782      	b.n	8008920 <_dtoa_r+0x7e8>
 8008a1a:	d099      	beq.n	8008950 <_dtoa_r+0x818>
 8008a1c:	9a08      	ldr	r2, [sp, #32]
 8008a1e:	331c      	adds	r3, #28
 8008a20:	441a      	add	r2, r3
 8008a22:	4498      	add	r8, r3
 8008a24:	441e      	add	r6, r3
 8008a26:	9208      	str	r2, [sp, #32]
 8008a28:	e792      	b.n	8008950 <_dtoa_r+0x818>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	e7f6      	b.n	8008a1c <_dtoa_r+0x8e4>
 8008a2e:	9b07      	ldr	r3, [sp, #28]
 8008a30:	9704      	str	r7, [sp, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	dc20      	bgt.n	8008a78 <_dtoa_r+0x940>
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	dd1e      	ble.n	8008a7c <_dtoa_r+0x944>
 8008a3e:	9b00      	ldr	r3, [sp, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f47f aec0 	bne.w	80087c6 <_dtoa_r+0x68e>
 8008a46:	4621      	mov	r1, r4
 8008a48:	2205      	movs	r2, #5
 8008a4a:	4658      	mov	r0, fp
 8008a4c:	f000 fa9a 	bl	8008f84 <__multadd>
 8008a50:	4601      	mov	r1, r0
 8008a52:	4604      	mov	r4, r0
 8008a54:	4648      	mov	r0, r9
 8008a56:	f000 fcad 	bl	80093b4 <__mcmp>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	f77f aeb3 	ble.w	80087c6 <_dtoa_r+0x68e>
 8008a60:	4656      	mov	r6, sl
 8008a62:	2331      	movs	r3, #49	@ 0x31
 8008a64:	f806 3b01 	strb.w	r3, [r6], #1
 8008a68:	9b04      	ldr	r3, [sp, #16]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	9304      	str	r3, [sp, #16]
 8008a6e:	e6ae      	b.n	80087ce <_dtoa_r+0x696>
 8008a70:	9c07      	ldr	r4, [sp, #28]
 8008a72:	9704      	str	r7, [sp, #16]
 8008a74:	4625      	mov	r5, r4
 8008a76:	e7f3      	b.n	8008a60 <_dtoa_r+0x928>
 8008a78:	9b07      	ldr	r3, [sp, #28]
 8008a7a:	9300      	str	r3, [sp, #0]
 8008a7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	f000 8104 	beq.w	8008c8c <_dtoa_r+0xb54>
 8008a84:	2e00      	cmp	r6, #0
 8008a86:	dd05      	ble.n	8008a94 <_dtoa_r+0x95c>
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4632      	mov	r2, r6
 8008a8c:	4658      	mov	r0, fp
 8008a8e:	f000 fc25 	bl	80092dc <__lshift>
 8008a92:	4605      	mov	r5, r0
 8008a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d05a      	beq.n	8008b50 <_dtoa_r+0xa18>
 8008a9a:	6869      	ldr	r1, [r5, #4]
 8008a9c:	4658      	mov	r0, fp
 8008a9e:	f000 fa0f 	bl	8008ec0 <_Balloc>
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	b928      	cbnz	r0, 8008ab2 <_dtoa_r+0x97a>
 8008aa6:	4b84      	ldr	r3, [pc, #528]	@ (8008cb8 <_dtoa_r+0xb80>)
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008aae:	f7ff bb5a 	b.w	8008166 <_dtoa_r+0x2e>
 8008ab2:	692a      	ldr	r2, [r5, #16]
 8008ab4:	3202      	adds	r2, #2
 8008ab6:	0092      	lsls	r2, r2, #2
 8008ab8:	f105 010c 	add.w	r1, r5, #12
 8008abc:	300c      	adds	r0, #12
 8008abe:	f000 ffaf 	bl	8009a20 <memcpy>
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	4631      	mov	r1, r6
 8008ac6:	4658      	mov	r0, fp
 8008ac8:	f000 fc08 	bl	80092dc <__lshift>
 8008acc:	f10a 0301 	add.w	r3, sl, #1
 8008ad0:	9307      	str	r3, [sp, #28]
 8008ad2:	9b00      	ldr	r3, [sp, #0]
 8008ad4:	4453      	add	r3, sl
 8008ad6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ad8:	9b02      	ldr	r3, [sp, #8]
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	462f      	mov	r7, r5
 8008ae0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	9b07      	ldr	r3, [sp, #28]
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	4648      	mov	r0, r9
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	f7ff fa98 	bl	8008022 <quorem>
 8008af2:	4639      	mov	r1, r7
 8008af4:	9002      	str	r0, [sp, #8]
 8008af6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008afa:	4648      	mov	r0, r9
 8008afc:	f000 fc5a 	bl	80093b4 <__mcmp>
 8008b00:	462a      	mov	r2, r5
 8008b02:	9008      	str	r0, [sp, #32]
 8008b04:	4621      	mov	r1, r4
 8008b06:	4658      	mov	r0, fp
 8008b08:	f000 fc70 	bl	80093ec <__mdiff>
 8008b0c:	68c2      	ldr	r2, [r0, #12]
 8008b0e:	4606      	mov	r6, r0
 8008b10:	bb02      	cbnz	r2, 8008b54 <_dtoa_r+0xa1c>
 8008b12:	4601      	mov	r1, r0
 8008b14:	4648      	mov	r0, r9
 8008b16:	f000 fc4d 	bl	80093b4 <__mcmp>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4658      	mov	r0, fp
 8008b20:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b22:	f000 fa0d 	bl	8008f40 <_Bfree>
 8008b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b2a:	9e07      	ldr	r6, [sp, #28]
 8008b2c:	ea43 0102 	orr.w	r1, r3, r2
 8008b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b32:	4319      	orrs	r1, r3
 8008b34:	d110      	bne.n	8008b58 <_dtoa_r+0xa20>
 8008b36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b3a:	d029      	beq.n	8008b90 <_dtoa_r+0xa58>
 8008b3c:	9b08      	ldr	r3, [sp, #32]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	dd02      	ble.n	8008b48 <_dtoa_r+0xa10>
 8008b42:	9b02      	ldr	r3, [sp, #8]
 8008b44:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008b48:	9b00      	ldr	r3, [sp, #0]
 8008b4a:	f883 8000 	strb.w	r8, [r3]
 8008b4e:	e63f      	b.n	80087d0 <_dtoa_r+0x698>
 8008b50:	4628      	mov	r0, r5
 8008b52:	e7bb      	b.n	8008acc <_dtoa_r+0x994>
 8008b54:	2201      	movs	r2, #1
 8008b56:	e7e1      	b.n	8008b1c <_dtoa_r+0x9e4>
 8008b58:	9b08      	ldr	r3, [sp, #32]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	db04      	blt.n	8008b68 <_dtoa_r+0xa30>
 8008b5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b60:	430b      	orrs	r3, r1
 8008b62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b64:	430b      	orrs	r3, r1
 8008b66:	d120      	bne.n	8008baa <_dtoa_r+0xa72>
 8008b68:	2a00      	cmp	r2, #0
 8008b6a:	dded      	ble.n	8008b48 <_dtoa_r+0xa10>
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	2201      	movs	r2, #1
 8008b70:	4658      	mov	r0, fp
 8008b72:	f000 fbb3 	bl	80092dc <__lshift>
 8008b76:	4621      	mov	r1, r4
 8008b78:	4681      	mov	r9, r0
 8008b7a:	f000 fc1b 	bl	80093b4 <__mcmp>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	dc03      	bgt.n	8008b8a <_dtoa_r+0xa52>
 8008b82:	d1e1      	bne.n	8008b48 <_dtoa_r+0xa10>
 8008b84:	f018 0f01 	tst.w	r8, #1
 8008b88:	d0de      	beq.n	8008b48 <_dtoa_r+0xa10>
 8008b8a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b8e:	d1d8      	bne.n	8008b42 <_dtoa_r+0xa0a>
 8008b90:	9a00      	ldr	r2, [sp, #0]
 8008b92:	2339      	movs	r3, #57	@ 0x39
 8008b94:	7013      	strb	r3, [r2, #0]
 8008b96:	4633      	mov	r3, r6
 8008b98:	461e      	mov	r6, r3
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ba0:	2a39      	cmp	r2, #57	@ 0x39
 8008ba2:	d052      	beq.n	8008c4a <_dtoa_r+0xb12>
 8008ba4:	3201      	adds	r2, #1
 8008ba6:	701a      	strb	r2, [r3, #0]
 8008ba8:	e612      	b.n	80087d0 <_dtoa_r+0x698>
 8008baa:	2a00      	cmp	r2, #0
 8008bac:	dd07      	ble.n	8008bbe <_dtoa_r+0xa86>
 8008bae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bb2:	d0ed      	beq.n	8008b90 <_dtoa_r+0xa58>
 8008bb4:	9a00      	ldr	r2, [sp, #0]
 8008bb6:	f108 0301 	add.w	r3, r8, #1
 8008bba:	7013      	strb	r3, [r2, #0]
 8008bbc:	e608      	b.n	80087d0 <_dtoa_r+0x698>
 8008bbe:	9b07      	ldr	r3, [sp, #28]
 8008bc0:	9a07      	ldr	r2, [sp, #28]
 8008bc2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d028      	beq.n	8008c1e <_dtoa_r+0xae6>
 8008bcc:	4649      	mov	r1, r9
 8008bce:	2300      	movs	r3, #0
 8008bd0:	220a      	movs	r2, #10
 8008bd2:	4658      	mov	r0, fp
 8008bd4:	f000 f9d6 	bl	8008f84 <__multadd>
 8008bd8:	42af      	cmp	r7, r5
 8008bda:	4681      	mov	r9, r0
 8008bdc:	f04f 0300 	mov.w	r3, #0
 8008be0:	f04f 020a 	mov.w	r2, #10
 8008be4:	4639      	mov	r1, r7
 8008be6:	4658      	mov	r0, fp
 8008be8:	d107      	bne.n	8008bfa <_dtoa_r+0xac2>
 8008bea:	f000 f9cb 	bl	8008f84 <__multadd>
 8008bee:	4607      	mov	r7, r0
 8008bf0:	4605      	mov	r5, r0
 8008bf2:	9b07      	ldr	r3, [sp, #28]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	9307      	str	r3, [sp, #28]
 8008bf8:	e774      	b.n	8008ae4 <_dtoa_r+0x9ac>
 8008bfa:	f000 f9c3 	bl	8008f84 <__multadd>
 8008bfe:	4629      	mov	r1, r5
 8008c00:	4607      	mov	r7, r0
 8008c02:	2300      	movs	r3, #0
 8008c04:	220a      	movs	r2, #10
 8008c06:	4658      	mov	r0, fp
 8008c08:	f000 f9bc 	bl	8008f84 <__multadd>
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	e7f0      	b.n	8008bf2 <_dtoa_r+0xaba>
 8008c10:	9b00      	ldr	r3, [sp, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	bfcc      	ite	gt
 8008c16:	461e      	movgt	r6, r3
 8008c18:	2601      	movle	r6, #1
 8008c1a:	4456      	add	r6, sl
 8008c1c:	2700      	movs	r7, #0
 8008c1e:	4649      	mov	r1, r9
 8008c20:	2201      	movs	r2, #1
 8008c22:	4658      	mov	r0, fp
 8008c24:	f000 fb5a 	bl	80092dc <__lshift>
 8008c28:	4621      	mov	r1, r4
 8008c2a:	4681      	mov	r9, r0
 8008c2c:	f000 fbc2 	bl	80093b4 <__mcmp>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	dcb0      	bgt.n	8008b96 <_dtoa_r+0xa5e>
 8008c34:	d102      	bne.n	8008c3c <_dtoa_r+0xb04>
 8008c36:	f018 0f01 	tst.w	r8, #1
 8008c3a:	d1ac      	bne.n	8008b96 <_dtoa_r+0xa5e>
 8008c3c:	4633      	mov	r3, r6
 8008c3e:	461e      	mov	r6, r3
 8008c40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c44:	2a30      	cmp	r2, #48	@ 0x30
 8008c46:	d0fa      	beq.n	8008c3e <_dtoa_r+0xb06>
 8008c48:	e5c2      	b.n	80087d0 <_dtoa_r+0x698>
 8008c4a:	459a      	cmp	sl, r3
 8008c4c:	d1a4      	bne.n	8008b98 <_dtoa_r+0xa60>
 8008c4e:	9b04      	ldr	r3, [sp, #16]
 8008c50:	3301      	adds	r3, #1
 8008c52:	9304      	str	r3, [sp, #16]
 8008c54:	2331      	movs	r3, #49	@ 0x31
 8008c56:	f88a 3000 	strb.w	r3, [sl]
 8008c5a:	e5b9      	b.n	80087d0 <_dtoa_r+0x698>
 8008c5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c5e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008cbc <_dtoa_r+0xb84>
 8008c62:	b11b      	cbz	r3, 8008c6c <_dtoa_r+0xb34>
 8008c64:	f10a 0308 	add.w	r3, sl, #8
 8008c68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008c6a:	6013      	str	r3, [r2, #0]
 8008c6c:	4650      	mov	r0, sl
 8008c6e:	b019      	add	sp, #100	@ 0x64
 8008c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	f77f ae37 	ble.w	80088ea <_dtoa_r+0x7b2>
 8008c7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c80:	2001      	movs	r0, #1
 8008c82:	e655      	b.n	8008930 <_dtoa_r+0x7f8>
 8008c84:	9b00      	ldr	r3, [sp, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f77f aed6 	ble.w	8008a38 <_dtoa_r+0x900>
 8008c8c:	4656      	mov	r6, sl
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4648      	mov	r0, r9
 8008c92:	f7ff f9c6 	bl	8008022 <quorem>
 8008c96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008c9a:	f806 8b01 	strb.w	r8, [r6], #1
 8008c9e:	9b00      	ldr	r3, [sp, #0]
 8008ca0:	eba6 020a 	sub.w	r2, r6, sl
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	ddb3      	ble.n	8008c10 <_dtoa_r+0xad8>
 8008ca8:	4649      	mov	r1, r9
 8008caa:	2300      	movs	r3, #0
 8008cac:	220a      	movs	r2, #10
 8008cae:	4658      	mov	r0, fp
 8008cb0:	f000 f968 	bl	8008f84 <__multadd>
 8008cb4:	4681      	mov	r9, r0
 8008cb6:	e7ea      	b.n	8008c8e <_dtoa_r+0xb56>
 8008cb8:	0800a2f4 	.word	0x0800a2f4
 8008cbc:	0800a278 	.word	0x0800a278

08008cc0 <_free_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	d041      	beq.n	8008d4c <_free_r+0x8c>
 8008cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ccc:	1f0c      	subs	r4, r1, #4
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	bfb8      	it	lt
 8008cd2:	18e4      	addlt	r4, r4, r3
 8008cd4:	f000 f8e8 	bl	8008ea8 <__malloc_lock>
 8008cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d50 <_free_r+0x90>)
 8008cda:	6813      	ldr	r3, [r2, #0]
 8008cdc:	b933      	cbnz	r3, 8008cec <_free_r+0x2c>
 8008cde:	6063      	str	r3, [r4, #4]
 8008ce0:	6014      	str	r4, [r2, #0]
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ce8:	f000 b8e4 	b.w	8008eb4 <__malloc_unlock>
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	d908      	bls.n	8008d02 <_free_r+0x42>
 8008cf0:	6820      	ldr	r0, [r4, #0]
 8008cf2:	1821      	adds	r1, r4, r0
 8008cf4:	428b      	cmp	r3, r1
 8008cf6:	bf01      	itttt	eq
 8008cf8:	6819      	ldreq	r1, [r3, #0]
 8008cfa:	685b      	ldreq	r3, [r3, #4]
 8008cfc:	1809      	addeq	r1, r1, r0
 8008cfe:	6021      	streq	r1, [r4, #0]
 8008d00:	e7ed      	b.n	8008cde <_free_r+0x1e>
 8008d02:	461a      	mov	r2, r3
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	b10b      	cbz	r3, 8008d0c <_free_r+0x4c>
 8008d08:	42a3      	cmp	r3, r4
 8008d0a:	d9fa      	bls.n	8008d02 <_free_r+0x42>
 8008d0c:	6811      	ldr	r1, [r2, #0]
 8008d0e:	1850      	adds	r0, r2, r1
 8008d10:	42a0      	cmp	r0, r4
 8008d12:	d10b      	bne.n	8008d2c <_free_r+0x6c>
 8008d14:	6820      	ldr	r0, [r4, #0]
 8008d16:	4401      	add	r1, r0
 8008d18:	1850      	adds	r0, r2, r1
 8008d1a:	4283      	cmp	r3, r0
 8008d1c:	6011      	str	r1, [r2, #0]
 8008d1e:	d1e0      	bne.n	8008ce2 <_free_r+0x22>
 8008d20:	6818      	ldr	r0, [r3, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	6053      	str	r3, [r2, #4]
 8008d26:	4408      	add	r0, r1
 8008d28:	6010      	str	r0, [r2, #0]
 8008d2a:	e7da      	b.n	8008ce2 <_free_r+0x22>
 8008d2c:	d902      	bls.n	8008d34 <_free_r+0x74>
 8008d2e:	230c      	movs	r3, #12
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	e7d6      	b.n	8008ce2 <_free_r+0x22>
 8008d34:	6820      	ldr	r0, [r4, #0]
 8008d36:	1821      	adds	r1, r4, r0
 8008d38:	428b      	cmp	r3, r1
 8008d3a:	bf04      	itt	eq
 8008d3c:	6819      	ldreq	r1, [r3, #0]
 8008d3e:	685b      	ldreq	r3, [r3, #4]
 8008d40:	6063      	str	r3, [r4, #4]
 8008d42:	bf04      	itt	eq
 8008d44:	1809      	addeq	r1, r1, r0
 8008d46:	6021      	streq	r1, [r4, #0]
 8008d48:	6054      	str	r4, [r2, #4]
 8008d4a:	e7ca      	b.n	8008ce2 <_free_r+0x22>
 8008d4c:	bd38      	pop	{r3, r4, r5, pc}
 8008d4e:	bf00      	nop
 8008d50:	2000a9c8 	.word	0x2000a9c8

08008d54 <malloc>:
 8008d54:	4b02      	ldr	r3, [pc, #8]	@ (8008d60 <malloc+0xc>)
 8008d56:	4601      	mov	r1, r0
 8008d58:	6818      	ldr	r0, [r3, #0]
 8008d5a:	f000 b825 	b.w	8008da8 <_malloc_r>
 8008d5e:	bf00      	nop
 8008d60:	20006020 	.word	0x20006020

08008d64 <sbrk_aligned>:
 8008d64:	b570      	push	{r4, r5, r6, lr}
 8008d66:	4e0f      	ldr	r6, [pc, #60]	@ (8008da4 <sbrk_aligned+0x40>)
 8008d68:	460c      	mov	r4, r1
 8008d6a:	6831      	ldr	r1, [r6, #0]
 8008d6c:	4605      	mov	r5, r0
 8008d6e:	b911      	cbnz	r1, 8008d76 <sbrk_aligned+0x12>
 8008d70:	f000 fe46 	bl	8009a00 <_sbrk_r>
 8008d74:	6030      	str	r0, [r6, #0]
 8008d76:	4621      	mov	r1, r4
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f000 fe41 	bl	8009a00 <_sbrk_r>
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	d103      	bne.n	8008d8a <sbrk_aligned+0x26>
 8008d82:	f04f 34ff 	mov.w	r4, #4294967295
 8008d86:	4620      	mov	r0, r4
 8008d88:	bd70      	pop	{r4, r5, r6, pc}
 8008d8a:	1cc4      	adds	r4, r0, #3
 8008d8c:	f024 0403 	bic.w	r4, r4, #3
 8008d90:	42a0      	cmp	r0, r4
 8008d92:	d0f8      	beq.n	8008d86 <sbrk_aligned+0x22>
 8008d94:	1a21      	subs	r1, r4, r0
 8008d96:	4628      	mov	r0, r5
 8008d98:	f000 fe32 	bl	8009a00 <_sbrk_r>
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	d1f2      	bne.n	8008d86 <sbrk_aligned+0x22>
 8008da0:	e7ef      	b.n	8008d82 <sbrk_aligned+0x1e>
 8008da2:	bf00      	nop
 8008da4:	2000a9c4 	.word	0x2000a9c4

08008da8 <_malloc_r>:
 8008da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dac:	1ccd      	adds	r5, r1, #3
 8008dae:	f025 0503 	bic.w	r5, r5, #3
 8008db2:	3508      	adds	r5, #8
 8008db4:	2d0c      	cmp	r5, #12
 8008db6:	bf38      	it	cc
 8008db8:	250c      	movcc	r5, #12
 8008dba:	2d00      	cmp	r5, #0
 8008dbc:	4606      	mov	r6, r0
 8008dbe:	db01      	blt.n	8008dc4 <_malloc_r+0x1c>
 8008dc0:	42a9      	cmp	r1, r5
 8008dc2:	d904      	bls.n	8008dce <_malloc_r+0x26>
 8008dc4:	230c      	movs	r3, #12
 8008dc6:	6033      	str	r3, [r6, #0]
 8008dc8:	2000      	movs	r0, #0
 8008dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ea4 <_malloc_r+0xfc>
 8008dd2:	f000 f869 	bl	8008ea8 <__malloc_lock>
 8008dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8008dda:	461c      	mov	r4, r3
 8008ddc:	bb44      	cbnz	r4, 8008e30 <_malloc_r+0x88>
 8008dde:	4629      	mov	r1, r5
 8008de0:	4630      	mov	r0, r6
 8008de2:	f7ff ffbf 	bl	8008d64 <sbrk_aligned>
 8008de6:	1c43      	adds	r3, r0, #1
 8008de8:	4604      	mov	r4, r0
 8008dea:	d158      	bne.n	8008e9e <_malloc_r+0xf6>
 8008dec:	f8d8 4000 	ldr.w	r4, [r8]
 8008df0:	4627      	mov	r7, r4
 8008df2:	2f00      	cmp	r7, #0
 8008df4:	d143      	bne.n	8008e7e <_malloc_r+0xd6>
 8008df6:	2c00      	cmp	r4, #0
 8008df8:	d04b      	beq.n	8008e92 <_malloc_r+0xea>
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	4639      	mov	r1, r7
 8008dfe:	4630      	mov	r0, r6
 8008e00:	eb04 0903 	add.w	r9, r4, r3
 8008e04:	f000 fdfc 	bl	8009a00 <_sbrk_r>
 8008e08:	4581      	cmp	r9, r0
 8008e0a:	d142      	bne.n	8008e92 <_malloc_r+0xea>
 8008e0c:	6821      	ldr	r1, [r4, #0]
 8008e0e:	1a6d      	subs	r5, r5, r1
 8008e10:	4629      	mov	r1, r5
 8008e12:	4630      	mov	r0, r6
 8008e14:	f7ff ffa6 	bl	8008d64 <sbrk_aligned>
 8008e18:	3001      	adds	r0, #1
 8008e1a:	d03a      	beq.n	8008e92 <_malloc_r+0xea>
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	442b      	add	r3, r5
 8008e20:	6023      	str	r3, [r4, #0]
 8008e22:	f8d8 3000 	ldr.w	r3, [r8]
 8008e26:	685a      	ldr	r2, [r3, #4]
 8008e28:	bb62      	cbnz	r2, 8008e84 <_malloc_r+0xdc>
 8008e2a:	f8c8 7000 	str.w	r7, [r8]
 8008e2e:	e00f      	b.n	8008e50 <_malloc_r+0xa8>
 8008e30:	6822      	ldr	r2, [r4, #0]
 8008e32:	1b52      	subs	r2, r2, r5
 8008e34:	d420      	bmi.n	8008e78 <_malloc_r+0xd0>
 8008e36:	2a0b      	cmp	r2, #11
 8008e38:	d917      	bls.n	8008e6a <_malloc_r+0xc2>
 8008e3a:	1961      	adds	r1, r4, r5
 8008e3c:	42a3      	cmp	r3, r4
 8008e3e:	6025      	str	r5, [r4, #0]
 8008e40:	bf18      	it	ne
 8008e42:	6059      	strne	r1, [r3, #4]
 8008e44:	6863      	ldr	r3, [r4, #4]
 8008e46:	bf08      	it	eq
 8008e48:	f8c8 1000 	streq.w	r1, [r8]
 8008e4c:	5162      	str	r2, [r4, r5]
 8008e4e:	604b      	str	r3, [r1, #4]
 8008e50:	4630      	mov	r0, r6
 8008e52:	f000 f82f 	bl	8008eb4 <__malloc_unlock>
 8008e56:	f104 000b 	add.w	r0, r4, #11
 8008e5a:	1d23      	adds	r3, r4, #4
 8008e5c:	f020 0007 	bic.w	r0, r0, #7
 8008e60:	1ac2      	subs	r2, r0, r3
 8008e62:	bf1c      	itt	ne
 8008e64:	1a1b      	subne	r3, r3, r0
 8008e66:	50a3      	strne	r3, [r4, r2]
 8008e68:	e7af      	b.n	8008dca <_malloc_r+0x22>
 8008e6a:	6862      	ldr	r2, [r4, #4]
 8008e6c:	42a3      	cmp	r3, r4
 8008e6e:	bf0c      	ite	eq
 8008e70:	f8c8 2000 	streq.w	r2, [r8]
 8008e74:	605a      	strne	r2, [r3, #4]
 8008e76:	e7eb      	b.n	8008e50 <_malloc_r+0xa8>
 8008e78:	4623      	mov	r3, r4
 8008e7a:	6864      	ldr	r4, [r4, #4]
 8008e7c:	e7ae      	b.n	8008ddc <_malloc_r+0x34>
 8008e7e:	463c      	mov	r4, r7
 8008e80:	687f      	ldr	r7, [r7, #4]
 8008e82:	e7b6      	b.n	8008df2 <_malloc_r+0x4a>
 8008e84:	461a      	mov	r2, r3
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	42a3      	cmp	r3, r4
 8008e8a:	d1fb      	bne.n	8008e84 <_malloc_r+0xdc>
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	6053      	str	r3, [r2, #4]
 8008e90:	e7de      	b.n	8008e50 <_malloc_r+0xa8>
 8008e92:	230c      	movs	r3, #12
 8008e94:	6033      	str	r3, [r6, #0]
 8008e96:	4630      	mov	r0, r6
 8008e98:	f000 f80c 	bl	8008eb4 <__malloc_unlock>
 8008e9c:	e794      	b.n	8008dc8 <_malloc_r+0x20>
 8008e9e:	6005      	str	r5, [r0, #0]
 8008ea0:	e7d6      	b.n	8008e50 <_malloc_r+0xa8>
 8008ea2:	bf00      	nop
 8008ea4:	2000a9c8 	.word	0x2000a9c8

08008ea8 <__malloc_lock>:
 8008ea8:	4801      	ldr	r0, [pc, #4]	@ (8008eb0 <__malloc_lock+0x8>)
 8008eaa:	f7ff b8b8 	b.w	800801e <__retarget_lock_acquire_recursive>
 8008eae:	bf00      	nop
 8008eb0:	2000a9c0 	.word	0x2000a9c0

08008eb4 <__malloc_unlock>:
 8008eb4:	4801      	ldr	r0, [pc, #4]	@ (8008ebc <__malloc_unlock+0x8>)
 8008eb6:	f7ff b8b3 	b.w	8008020 <__retarget_lock_release_recursive>
 8008eba:	bf00      	nop
 8008ebc:	2000a9c0 	.word	0x2000a9c0

08008ec0 <_Balloc>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	69c6      	ldr	r6, [r0, #28]
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	460d      	mov	r5, r1
 8008ec8:	b976      	cbnz	r6, 8008ee8 <_Balloc+0x28>
 8008eca:	2010      	movs	r0, #16
 8008ecc:	f7ff ff42 	bl	8008d54 <malloc>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	61e0      	str	r0, [r4, #28]
 8008ed4:	b920      	cbnz	r0, 8008ee0 <_Balloc+0x20>
 8008ed6:	4b18      	ldr	r3, [pc, #96]	@ (8008f38 <_Balloc+0x78>)
 8008ed8:	4818      	ldr	r0, [pc, #96]	@ (8008f3c <_Balloc+0x7c>)
 8008eda:	216b      	movs	r1, #107	@ 0x6b
 8008edc:	f000 fdae 	bl	8009a3c <__assert_func>
 8008ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ee4:	6006      	str	r6, [r0, #0]
 8008ee6:	60c6      	str	r6, [r0, #12]
 8008ee8:	69e6      	ldr	r6, [r4, #28]
 8008eea:	68f3      	ldr	r3, [r6, #12]
 8008eec:	b183      	cbz	r3, 8008f10 <_Balloc+0x50>
 8008eee:	69e3      	ldr	r3, [r4, #28]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ef6:	b9b8      	cbnz	r0, 8008f28 <_Balloc+0x68>
 8008ef8:	2101      	movs	r1, #1
 8008efa:	fa01 f605 	lsl.w	r6, r1, r5
 8008efe:	1d72      	adds	r2, r6, #5
 8008f00:	0092      	lsls	r2, r2, #2
 8008f02:	4620      	mov	r0, r4
 8008f04:	f000 fdb8 	bl	8009a78 <_calloc_r>
 8008f08:	b160      	cbz	r0, 8008f24 <_Balloc+0x64>
 8008f0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f0e:	e00e      	b.n	8008f2e <_Balloc+0x6e>
 8008f10:	2221      	movs	r2, #33	@ 0x21
 8008f12:	2104      	movs	r1, #4
 8008f14:	4620      	mov	r0, r4
 8008f16:	f000 fdaf 	bl	8009a78 <_calloc_r>
 8008f1a:	69e3      	ldr	r3, [r4, #28]
 8008f1c:	60f0      	str	r0, [r6, #12]
 8008f1e:	68db      	ldr	r3, [r3, #12]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1e4      	bne.n	8008eee <_Balloc+0x2e>
 8008f24:	2000      	movs	r0, #0
 8008f26:	bd70      	pop	{r4, r5, r6, pc}
 8008f28:	6802      	ldr	r2, [r0, #0]
 8008f2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f34:	e7f7      	b.n	8008f26 <_Balloc+0x66>
 8008f36:	bf00      	nop
 8008f38:	0800a285 	.word	0x0800a285
 8008f3c:	0800a305 	.word	0x0800a305

08008f40 <_Bfree>:
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	69c6      	ldr	r6, [r0, #28]
 8008f44:	4605      	mov	r5, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	b976      	cbnz	r6, 8008f68 <_Bfree+0x28>
 8008f4a:	2010      	movs	r0, #16
 8008f4c:	f7ff ff02 	bl	8008d54 <malloc>
 8008f50:	4602      	mov	r2, r0
 8008f52:	61e8      	str	r0, [r5, #28]
 8008f54:	b920      	cbnz	r0, 8008f60 <_Bfree+0x20>
 8008f56:	4b09      	ldr	r3, [pc, #36]	@ (8008f7c <_Bfree+0x3c>)
 8008f58:	4809      	ldr	r0, [pc, #36]	@ (8008f80 <_Bfree+0x40>)
 8008f5a:	218f      	movs	r1, #143	@ 0x8f
 8008f5c:	f000 fd6e 	bl	8009a3c <__assert_func>
 8008f60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f64:	6006      	str	r6, [r0, #0]
 8008f66:	60c6      	str	r6, [r0, #12]
 8008f68:	b13c      	cbz	r4, 8008f7a <_Bfree+0x3a>
 8008f6a:	69eb      	ldr	r3, [r5, #28]
 8008f6c:	6862      	ldr	r2, [r4, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f74:	6021      	str	r1, [r4, #0]
 8008f76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	0800a285 	.word	0x0800a285
 8008f80:	0800a305 	.word	0x0800a305

08008f84 <__multadd>:
 8008f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f88:	690d      	ldr	r5, [r1, #16]
 8008f8a:	4607      	mov	r7, r0
 8008f8c:	460c      	mov	r4, r1
 8008f8e:	461e      	mov	r6, r3
 8008f90:	f101 0c14 	add.w	ip, r1, #20
 8008f94:	2000      	movs	r0, #0
 8008f96:	f8dc 3000 	ldr.w	r3, [ip]
 8008f9a:	b299      	uxth	r1, r3
 8008f9c:	fb02 6101 	mla	r1, r2, r1, r6
 8008fa0:	0c1e      	lsrs	r6, r3, #16
 8008fa2:	0c0b      	lsrs	r3, r1, #16
 8008fa4:	fb02 3306 	mla	r3, r2, r6, r3
 8008fa8:	b289      	uxth	r1, r1
 8008faa:	3001      	adds	r0, #1
 8008fac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008fb0:	4285      	cmp	r5, r0
 8008fb2:	f84c 1b04 	str.w	r1, [ip], #4
 8008fb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008fba:	dcec      	bgt.n	8008f96 <__multadd+0x12>
 8008fbc:	b30e      	cbz	r6, 8009002 <__multadd+0x7e>
 8008fbe:	68a3      	ldr	r3, [r4, #8]
 8008fc0:	42ab      	cmp	r3, r5
 8008fc2:	dc19      	bgt.n	8008ff8 <__multadd+0x74>
 8008fc4:	6861      	ldr	r1, [r4, #4]
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	3101      	adds	r1, #1
 8008fca:	f7ff ff79 	bl	8008ec0 <_Balloc>
 8008fce:	4680      	mov	r8, r0
 8008fd0:	b928      	cbnz	r0, 8008fde <__multadd+0x5a>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8009008 <__multadd+0x84>)
 8008fd6:	480d      	ldr	r0, [pc, #52]	@ (800900c <__multadd+0x88>)
 8008fd8:	21ba      	movs	r1, #186	@ 0xba
 8008fda:	f000 fd2f 	bl	8009a3c <__assert_func>
 8008fde:	6922      	ldr	r2, [r4, #16]
 8008fe0:	3202      	adds	r2, #2
 8008fe2:	f104 010c 	add.w	r1, r4, #12
 8008fe6:	0092      	lsls	r2, r2, #2
 8008fe8:	300c      	adds	r0, #12
 8008fea:	f000 fd19 	bl	8009a20 <memcpy>
 8008fee:	4621      	mov	r1, r4
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff ffa5 	bl	8008f40 <_Bfree>
 8008ff6:	4644      	mov	r4, r8
 8008ff8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ffc:	3501      	adds	r5, #1
 8008ffe:	615e      	str	r6, [r3, #20]
 8009000:	6125      	str	r5, [r4, #16]
 8009002:	4620      	mov	r0, r4
 8009004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009008:	0800a2f4 	.word	0x0800a2f4
 800900c:	0800a305 	.word	0x0800a305

08009010 <__hi0bits>:
 8009010:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009014:	4603      	mov	r3, r0
 8009016:	bf36      	itet	cc
 8009018:	0403      	lslcc	r3, r0, #16
 800901a:	2000      	movcs	r0, #0
 800901c:	2010      	movcc	r0, #16
 800901e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009022:	bf3c      	itt	cc
 8009024:	021b      	lslcc	r3, r3, #8
 8009026:	3008      	addcc	r0, #8
 8009028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800902c:	bf3c      	itt	cc
 800902e:	011b      	lslcc	r3, r3, #4
 8009030:	3004      	addcc	r0, #4
 8009032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009036:	bf3c      	itt	cc
 8009038:	009b      	lslcc	r3, r3, #2
 800903a:	3002      	addcc	r0, #2
 800903c:	2b00      	cmp	r3, #0
 800903e:	db05      	blt.n	800904c <__hi0bits+0x3c>
 8009040:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009044:	f100 0001 	add.w	r0, r0, #1
 8009048:	bf08      	it	eq
 800904a:	2020      	moveq	r0, #32
 800904c:	4770      	bx	lr

0800904e <__lo0bits>:
 800904e:	6803      	ldr	r3, [r0, #0]
 8009050:	4602      	mov	r2, r0
 8009052:	f013 0007 	ands.w	r0, r3, #7
 8009056:	d00b      	beq.n	8009070 <__lo0bits+0x22>
 8009058:	07d9      	lsls	r1, r3, #31
 800905a:	d421      	bmi.n	80090a0 <__lo0bits+0x52>
 800905c:	0798      	lsls	r0, r3, #30
 800905e:	bf49      	itett	mi
 8009060:	085b      	lsrmi	r3, r3, #1
 8009062:	089b      	lsrpl	r3, r3, #2
 8009064:	2001      	movmi	r0, #1
 8009066:	6013      	strmi	r3, [r2, #0]
 8009068:	bf5c      	itt	pl
 800906a:	6013      	strpl	r3, [r2, #0]
 800906c:	2002      	movpl	r0, #2
 800906e:	4770      	bx	lr
 8009070:	b299      	uxth	r1, r3
 8009072:	b909      	cbnz	r1, 8009078 <__lo0bits+0x2a>
 8009074:	0c1b      	lsrs	r3, r3, #16
 8009076:	2010      	movs	r0, #16
 8009078:	b2d9      	uxtb	r1, r3
 800907a:	b909      	cbnz	r1, 8009080 <__lo0bits+0x32>
 800907c:	3008      	adds	r0, #8
 800907e:	0a1b      	lsrs	r3, r3, #8
 8009080:	0719      	lsls	r1, r3, #28
 8009082:	bf04      	itt	eq
 8009084:	091b      	lsreq	r3, r3, #4
 8009086:	3004      	addeq	r0, #4
 8009088:	0799      	lsls	r1, r3, #30
 800908a:	bf04      	itt	eq
 800908c:	089b      	lsreq	r3, r3, #2
 800908e:	3002      	addeq	r0, #2
 8009090:	07d9      	lsls	r1, r3, #31
 8009092:	d403      	bmi.n	800909c <__lo0bits+0x4e>
 8009094:	085b      	lsrs	r3, r3, #1
 8009096:	f100 0001 	add.w	r0, r0, #1
 800909a:	d003      	beq.n	80090a4 <__lo0bits+0x56>
 800909c:	6013      	str	r3, [r2, #0]
 800909e:	4770      	bx	lr
 80090a0:	2000      	movs	r0, #0
 80090a2:	4770      	bx	lr
 80090a4:	2020      	movs	r0, #32
 80090a6:	4770      	bx	lr

080090a8 <__i2b>:
 80090a8:	b510      	push	{r4, lr}
 80090aa:	460c      	mov	r4, r1
 80090ac:	2101      	movs	r1, #1
 80090ae:	f7ff ff07 	bl	8008ec0 <_Balloc>
 80090b2:	4602      	mov	r2, r0
 80090b4:	b928      	cbnz	r0, 80090c2 <__i2b+0x1a>
 80090b6:	4b05      	ldr	r3, [pc, #20]	@ (80090cc <__i2b+0x24>)
 80090b8:	4805      	ldr	r0, [pc, #20]	@ (80090d0 <__i2b+0x28>)
 80090ba:	f240 1145 	movw	r1, #325	@ 0x145
 80090be:	f000 fcbd 	bl	8009a3c <__assert_func>
 80090c2:	2301      	movs	r3, #1
 80090c4:	6144      	str	r4, [r0, #20]
 80090c6:	6103      	str	r3, [r0, #16]
 80090c8:	bd10      	pop	{r4, pc}
 80090ca:	bf00      	nop
 80090cc:	0800a2f4 	.word	0x0800a2f4
 80090d0:	0800a305 	.word	0x0800a305

080090d4 <__multiply>:
 80090d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d8:	4614      	mov	r4, r2
 80090da:	690a      	ldr	r2, [r1, #16]
 80090dc:	6923      	ldr	r3, [r4, #16]
 80090de:	429a      	cmp	r2, r3
 80090e0:	bfa8      	it	ge
 80090e2:	4623      	movge	r3, r4
 80090e4:	460f      	mov	r7, r1
 80090e6:	bfa4      	itt	ge
 80090e8:	460c      	movge	r4, r1
 80090ea:	461f      	movge	r7, r3
 80090ec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80090f0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80090f4:	68a3      	ldr	r3, [r4, #8]
 80090f6:	6861      	ldr	r1, [r4, #4]
 80090f8:	eb0a 0609 	add.w	r6, sl, r9
 80090fc:	42b3      	cmp	r3, r6
 80090fe:	b085      	sub	sp, #20
 8009100:	bfb8      	it	lt
 8009102:	3101      	addlt	r1, #1
 8009104:	f7ff fedc 	bl	8008ec0 <_Balloc>
 8009108:	b930      	cbnz	r0, 8009118 <__multiply+0x44>
 800910a:	4602      	mov	r2, r0
 800910c:	4b44      	ldr	r3, [pc, #272]	@ (8009220 <__multiply+0x14c>)
 800910e:	4845      	ldr	r0, [pc, #276]	@ (8009224 <__multiply+0x150>)
 8009110:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009114:	f000 fc92 	bl	8009a3c <__assert_func>
 8009118:	f100 0514 	add.w	r5, r0, #20
 800911c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009120:	462b      	mov	r3, r5
 8009122:	2200      	movs	r2, #0
 8009124:	4543      	cmp	r3, r8
 8009126:	d321      	bcc.n	800916c <__multiply+0x98>
 8009128:	f107 0114 	add.w	r1, r7, #20
 800912c:	f104 0214 	add.w	r2, r4, #20
 8009130:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009134:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009138:	9302      	str	r3, [sp, #8]
 800913a:	1b13      	subs	r3, r2, r4
 800913c:	3b15      	subs	r3, #21
 800913e:	f023 0303 	bic.w	r3, r3, #3
 8009142:	3304      	adds	r3, #4
 8009144:	f104 0715 	add.w	r7, r4, #21
 8009148:	42ba      	cmp	r2, r7
 800914a:	bf38      	it	cc
 800914c:	2304      	movcc	r3, #4
 800914e:	9301      	str	r3, [sp, #4]
 8009150:	9b02      	ldr	r3, [sp, #8]
 8009152:	9103      	str	r1, [sp, #12]
 8009154:	428b      	cmp	r3, r1
 8009156:	d80c      	bhi.n	8009172 <__multiply+0x9e>
 8009158:	2e00      	cmp	r6, #0
 800915a:	dd03      	ble.n	8009164 <__multiply+0x90>
 800915c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009160:	2b00      	cmp	r3, #0
 8009162:	d05b      	beq.n	800921c <__multiply+0x148>
 8009164:	6106      	str	r6, [r0, #16]
 8009166:	b005      	add	sp, #20
 8009168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916c:	f843 2b04 	str.w	r2, [r3], #4
 8009170:	e7d8      	b.n	8009124 <__multiply+0x50>
 8009172:	f8b1 a000 	ldrh.w	sl, [r1]
 8009176:	f1ba 0f00 	cmp.w	sl, #0
 800917a:	d024      	beq.n	80091c6 <__multiply+0xf2>
 800917c:	f104 0e14 	add.w	lr, r4, #20
 8009180:	46a9      	mov	r9, r5
 8009182:	f04f 0c00 	mov.w	ip, #0
 8009186:	f85e 7b04 	ldr.w	r7, [lr], #4
 800918a:	f8d9 3000 	ldr.w	r3, [r9]
 800918e:	fa1f fb87 	uxth.w	fp, r7
 8009192:	b29b      	uxth	r3, r3
 8009194:	fb0a 330b 	mla	r3, sl, fp, r3
 8009198:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800919c:	f8d9 7000 	ldr.w	r7, [r9]
 80091a0:	4463      	add	r3, ip
 80091a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80091a6:	fb0a c70b 	mla	r7, sl, fp, ip
 80091aa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80091b4:	4572      	cmp	r2, lr
 80091b6:	f849 3b04 	str.w	r3, [r9], #4
 80091ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80091be:	d8e2      	bhi.n	8009186 <__multiply+0xb2>
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	f845 c003 	str.w	ip, [r5, r3]
 80091c6:	9b03      	ldr	r3, [sp, #12]
 80091c8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80091cc:	3104      	adds	r1, #4
 80091ce:	f1b9 0f00 	cmp.w	r9, #0
 80091d2:	d021      	beq.n	8009218 <__multiply+0x144>
 80091d4:	682b      	ldr	r3, [r5, #0]
 80091d6:	f104 0c14 	add.w	ip, r4, #20
 80091da:	46ae      	mov	lr, r5
 80091dc:	f04f 0a00 	mov.w	sl, #0
 80091e0:	f8bc b000 	ldrh.w	fp, [ip]
 80091e4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80091e8:	fb09 770b 	mla	r7, r9, fp, r7
 80091ec:	4457      	add	r7, sl
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80091f4:	f84e 3b04 	str.w	r3, [lr], #4
 80091f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80091fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009200:	f8be 3000 	ldrh.w	r3, [lr]
 8009204:	fb09 330a 	mla	r3, r9, sl, r3
 8009208:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800920c:	4562      	cmp	r2, ip
 800920e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009212:	d8e5      	bhi.n	80091e0 <__multiply+0x10c>
 8009214:	9f01      	ldr	r7, [sp, #4]
 8009216:	51eb      	str	r3, [r5, r7]
 8009218:	3504      	adds	r5, #4
 800921a:	e799      	b.n	8009150 <__multiply+0x7c>
 800921c:	3e01      	subs	r6, #1
 800921e:	e79b      	b.n	8009158 <__multiply+0x84>
 8009220:	0800a2f4 	.word	0x0800a2f4
 8009224:	0800a305 	.word	0x0800a305

08009228 <__pow5mult>:
 8009228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800922c:	4615      	mov	r5, r2
 800922e:	f012 0203 	ands.w	r2, r2, #3
 8009232:	4607      	mov	r7, r0
 8009234:	460e      	mov	r6, r1
 8009236:	d007      	beq.n	8009248 <__pow5mult+0x20>
 8009238:	4c25      	ldr	r4, [pc, #148]	@ (80092d0 <__pow5mult+0xa8>)
 800923a:	3a01      	subs	r2, #1
 800923c:	2300      	movs	r3, #0
 800923e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009242:	f7ff fe9f 	bl	8008f84 <__multadd>
 8009246:	4606      	mov	r6, r0
 8009248:	10ad      	asrs	r5, r5, #2
 800924a:	d03d      	beq.n	80092c8 <__pow5mult+0xa0>
 800924c:	69fc      	ldr	r4, [r7, #28]
 800924e:	b97c      	cbnz	r4, 8009270 <__pow5mult+0x48>
 8009250:	2010      	movs	r0, #16
 8009252:	f7ff fd7f 	bl	8008d54 <malloc>
 8009256:	4602      	mov	r2, r0
 8009258:	61f8      	str	r0, [r7, #28]
 800925a:	b928      	cbnz	r0, 8009268 <__pow5mult+0x40>
 800925c:	4b1d      	ldr	r3, [pc, #116]	@ (80092d4 <__pow5mult+0xac>)
 800925e:	481e      	ldr	r0, [pc, #120]	@ (80092d8 <__pow5mult+0xb0>)
 8009260:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009264:	f000 fbea 	bl	8009a3c <__assert_func>
 8009268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800926c:	6004      	str	r4, [r0, #0]
 800926e:	60c4      	str	r4, [r0, #12]
 8009270:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009278:	b94c      	cbnz	r4, 800928e <__pow5mult+0x66>
 800927a:	f240 2171 	movw	r1, #625	@ 0x271
 800927e:	4638      	mov	r0, r7
 8009280:	f7ff ff12 	bl	80090a8 <__i2b>
 8009284:	2300      	movs	r3, #0
 8009286:	f8c8 0008 	str.w	r0, [r8, #8]
 800928a:	4604      	mov	r4, r0
 800928c:	6003      	str	r3, [r0, #0]
 800928e:	f04f 0900 	mov.w	r9, #0
 8009292:	07eb      	lsls	r3, r5, #31
 8009294:	d50a      	bpl.n	80092ac <__pow5mult+0x84>
 8009296:	4631      	mov	r1, r6
 8009298:	4622      	mov	r2, r4
 800929a:	4638      	mov	r0, r7
 800929c:	f7ff ff1a 	bl	80090d4 <__multiply>
 80092a0:	4631      	mov	r1, r6
 80092a2:	4680      	mov	r8, r0
 80092a4:	4638      	mov	r0, r7
 80092a6:	f7ff fe4b 	bl	8008f40 <_Bfree>
 80092aa:	4646      	mov	r6, r8
 80092ac:	106d      	asrs	r5, r5, #1
 80092ae:	d00b      	beq.n	80092c8 <__pow5mult+0xa0>
 80092b0:	6820      	ldr	r0, [r4, #0]
 80092b2:	b938      	cbnz	r0, 80092c4 <__pow5mult+0x9c>
 80092b4:	4622      	mov	r2, r4
 80092b6:	4621      	mov	r1, r4
 80092b8:	4638      	mov	r0, r7
 80092ba:	f7ff ff0b 	bl	80090d4 <__multiply>
 80092be:	6020      	str	r0, [r4, #0]
 80092c0:	f8c0 9000 	str.w	r9, [r0]
 80092c4:	4604      	mov	r4, r0
 80092c6:	e7e4      	b.n	8009292 <__pow5mult+0x6a>
 80092c8:	4630      	mov	r0, r6
 80092ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ce:	bf00      	nop
 80092d0:	0800a360 	.word	0x0800a360
 80092d4:	0800a285 	.word	0x0800a285
 80092d8:	0800a305 	.word	0x0800a305

080092dc <__lshift>:
 80092dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e0:	460c      	mov	r4, r1
 80092e2:	6849      	ldr	r1, [r1, #4]
 80092e4:	6923      	ldr	r3, [r4, #16]
 80092e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092ea:	68a3      	ldr	r3, [r4, #8]
 80092ec:	4607      	mov	r7, r0
 80092ee:	4691      	mov	r9, r2
 80092f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092f4:	f108 0601 	add.w	r6, r8, #1
 80092f8:	42b3      	cmp	r3, r6
 80092fa:	db0b      	blt.n	8009314 <__lshift+0x38>
 80092fc:	4638      	mov	r0, r7
 80092fe:	f7ff fddf 	bl	8008ec0 <_Balloc>
 8009302:	4605      	mov	r5, r0
 8009304:	b948      	cbnz	r0, 800931a <__lshift+0x3e>
 8009306:	4602      	mov	r2, r0
 8009308:	4b28      	ldr	r3, [pc, #160]	@ (80093ac <__lshift+0xd0>)
 800930a:	4829      	ldr	r0, [pc, #164]	@ (80093b0 <__lshift+0xd4>)
 800930c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009310:	f000 fb94 	bl	8009a3c <__assert_func>
 8009314:	3101      	adds	r1, #1
 8009316:	005b      	lsls	r3, r3, #1
 8009318:	e7ee      	b.n	80092f8 <__lshift+0x1c>
 800931a:	2300      	movs	r3, #0
 800931c:	f100 0114 	add.w	r1, r0, #20
 8009320:	f100 0210 	add.w	r2, r0, #16
 8009324:	4618      	mov	r0, r3
 8009326:	4553      	cmp	r3, sl
 8009328:	db33      	blt.n	8009392 <__lshift+0xb6>
 800932a:	6920      	ldr	r0, [r4, #16]
 800932c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009330:	f104 0314 	add.w	r3, r4, #20
 8009334:	f019 091f 	ands.w	r9, r9, #31
 8009338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800933c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009340:	d02b      	beq.n	800939a <__lshift+0xbe>
 8009342:	f1c9 0e20 	rsb	lr, r9, #32
 8009346:	468a      	mov	sl, r1
 8009348:	2200      	movs	r2, #0
 800934a:	6818      	ldr	r0, [r3, #0]
 800934c:	fa00 f009 	lsl.w	r0, r0, r9
 8009350:	4310      	orrs	r0, r2
 8009352:	f84a 0b04 	str.w	r0, [sl], #4
 8009356:	f853 2b04 	ldr.w	r2, [r3], #4
 800935a:	459c      	cmp	ip, r3
 800935c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009360:	d8f3      	bhi.n	800934a <__lshift+0x6e>
 8009362:	ebac 0304 	sub.w	r3, ip, r4
 8009366:	3b15      	subs	r3, #21
 8009368:	f023 0303 	bic.w	r3, r3, #3
 800936c:	3304      	adds	r3, #4
 800936e:	f104 0015 	add.w	r0, r4, #21
 8009372:	4584      	cmp	ip, r0
 8009374:	bf38      	it	cc
 8009376:	2304      	movcc	r3, #4
 8009378:	50ca      	str	r2, [r1, r3]
 800937a:	b10a      	cbz	r2, 8009380 <__lshift+0xa4>
 800937c:	f108 0602 	add.w	r6, r8, #2
 8009380:	3e01      	subs	r6, #1
 8009382:	4638      	mov	r0, r7
 8009384:	612e      	str	r6, [r5, #16]
 8009386:	4621      	mov	r1, r4
 8009388:	f7ff fdda 	bl	8008f40 <_Bfree>
 800938c:	4628      	mov	r0, r5
 800938e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009392:	f842 0f04 	str.w	r0, [r2, #4]!
 8009396:	3301      	adds	r3, #1
 8009398:	e7c5      	b.n	8009326 <__lshift+0x4a>
 800939a:	3904      	subs	r1, #4
 800939c:	f853 2b04 	ldr.w	r2, [r3], #4
 80093a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80093a4:	459c      	cmp	ip, r3
 80093a6:	d8f9      	bhi.n	800939c <__lshift+0xc0>
 80093a8:	e7ea      	b.n	8009380 <__lshift+0xa4>
 80093aa:	bf00      	nop
 80093ac:	0800a2f4 	.word	0x0800a2f4
 80093b0:	0800a305 	.word	0x0800a305

080093b4 <__mcmp>:
 80093b4:	690a      	ldr	r2, [r1, #16]
 80093b6:	4603      	mov	r3, r0
 80093b8:	6900      	ldr	r0, [r0, #16]
 80093ba:	1a80      	subs	r0, r0, r2
 80093bc:	b530      	push	{r4, r5, lr}
 80093be:	d10e      	bne.n	80093de <__mcmp+0x2a>
 80093c0:	3314      	adds	r3, #20
 80093c2:	3114      	adds	r1, #20
 80093c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80093cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093d4:	4295      	cmp	r5, r2
 80093d6:	d003      	beq.n	80093e0 <__mcmp+0x2c>
 80093d8:	d205      	bcs.n	80093e6 <__mcmp+0x32>
 80093da:	f04f 30ff 	mov.w	r0, #4294967295
 80093de:	bd30      	pop	{r4, r5, pc}
 80093e0:	42a3      	cmp	r3, r4
 80093e2:	d3f3      	bcc.n	80093cc <__mcmp+0x18>
 80093e4:	e7fb      	b.n	80093de <__mcmp+0x2a>
 80093e6:	2001      	movs	r0, #1
 80093e8:	e7f9      	b.n	80093de <__mcmp+0x2a>
	...

080093ec <__mdiff>:
 80093ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	4689      	mov	r9, r1
 80093f2:	4606      	mov	r6, r0
 80093f4:	4611      	mov	r1, r2
 80093f6:	4648      	mov	r0, r9
 80093f8:	4614      	mov	r4, r2
 80093fa:	f7ff ffdb 	bl	80093b4 <__mcmp>
 80093fe:	1e05      	subs	r5, r0, #0
 8009400:	d112      	bne.n	8009428 <__mdiff+0x3c>
 8009402:	4629      	mov	r1, r5
 8009404:	4630      	mov	r0, r6
 8009406:	f7ff fd5b 	bl	8008ec0 <_Balloc>
 800940a:	4602      	mov	r2, r0
 800940c:	b928      	cbnz	r0, 800941a <__mdiff+0x2e>
 800940e:	4b3f      	ldr	r3, [pc, #252]	@ (800950c <__mdiff+0x120>)
 8009410:	f240 2137 	movw	r1, #567	@ 0x237
 8009414:	483e      	ldr	r0, [pc, #248]	@ (8009510 <__mdiff+0x124>)
 8009416:	f000 fb11 	bl	8009a3c <__assert_func>
 800941a:	2301      	movs	r3, #1
 800941c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009420:	4610      	mov	r0, r2
 8009422:	b003      	add	sp, #12
 8009424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009428:	bfbc      	itt	lt
 800942a:	464b      	movlt	r3, r9
 800942c:	46a1      	movlt	r9, r4
 800942e:	4630      	mov	r0, r6
 8009430:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009434:	bfba      	itte	lt
 8009436:	461c      	movlt	r4, r3
 8009438:	2501      	movlt	r5, #1
 800943a:	2500      	movge	r5, #0
 800943c:	f7ff fd40 	bl	8008ec0 <_Balloc>
 8009440:	4602      	mov	r2, r0
 8009442:	b918      	cbnz	r0, 800944c <__mdiff+0x60>
 8009444:	4b31      	ldr	r3, [pc, #196]	@ (800950c <__mdiff+0x120>)
 8009446:	f240 2145 	movw	r1, #581	@ 0x245
 800944a:	e7e3      	b.n	8009414 <__mdiff+0x28>
 800944c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009450:	6926      	ldr	r6, [r4, #16]
 8009452:	60c5      	str	r5, [r0, #12]
 8009454:	f109 0310 	add.w	r3, r9, #16
 8009458:	f109 0514 	add.w	r5, r9, #20
 800945c:	f104 0e14 	add.w	lr, r4, #20
 8009460:	f100 0b14 	add.w	fp, r0, #20
 8009464:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009468:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	46d9      	mov	r9, fp
 8009470:	f04f 0c00 	mov.w	ip, #0
 8009474:	9b01      	ldr	r3, [sp, #4]
 8009476:	f85e 0b04 	ldr.w	r0, [lr], #4
 800947a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800947e:	9301      	str	r3, [sp, #4]
 8009480:	fa1f f38a 	uxth.w	r3, sl
 8009484:	4619      	mov	r1, r3
 8009486:	b283      	uxth	r3, r0
 8009488:	1acb      	subs	r3, r1, r3
 800948a:	0c00      	lsrs	r0, r0, #16
 800948c:	4463      	add	r3, ip
 800948e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009492:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009496:	b29b      	uxth	r3, r3
 8009498:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800949c:	4576      	cmp	r6, lr
 800949e:	f849 3b04 	str.w	r3, [r9], #4
 80094a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094a6:	d8e5      	bhi.n	8009474 <__mdiff+0x88>
 80094a8:	1b33      	subs	r3, r6, r4
 80094aa:	3b15      	subs	r3, #21
 80094ac:	f023 0303 	bic.w	r3, r3, #3
 80094b0:	3415      	adds	r4, #21
 80094b2:	3304      	adds	r3, #4
 80094b4:	42a6      	cmp	r6, r4
 80094b6:	bf38      	it	cc
 80094b8:	2304      	movcc	r3, #4
 80094ba:	441d      	add	r5, r3
 80094bc:	445b      	add	r3, fp
 80094be:	461e      	mov	r6, r3
 80094c0:	462c      	mov	r4, r5
 80094c2:	4544      	cmp	r4, r8
 80094c4:	d30e      	bcc.n	80094e4 <__mdiff+0xf8>
 80094c6:	f108 0103 	add.w	r1, r8, #3
 80094ca:	1b49      	subs	r1, r1, r5
 80094cc:	f021 0103 	bic.w	r1, r1, #3
 80094d0:	3d03      	subs	r5, #3
 80094d2:	45a8      	cmp	r8, r5
 80094d4:	bf38      	it	cc
 80094d6:	2100      	movcc	r1, #0
 80094d8:	440b      	add	r3, r1
 80094da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094de:	b191      	cbz	r1, 8009506 <__mdiff+0x11a>
 80094e0:	6117      	str	r7, [r2, #16]
 80094e2:	e79d      	b.n	8009420 <__mdiff+0x34>
 80094e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80094e8:	46e6      	mov	lr, ip
 80094ea:	0c08      	lsrs	r0, r1, #16
 80094ec:	fa1c fc81 	uxtah	ip, ip, r1
 80094f0:	4471      	add	r1, lr
 80094f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80094f6:	b289      	uxth	r1, r1
 80094f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80094fc:	f846 1b04 	str.w	r1, [r6], #4
 8009500:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009504:	e7dd      	b.n	80094c2 <__mdiff+0xd6>
 8009506:	3f01      	subs	r7, #1
 8009508:	e7e7      	b.n	80094da <__mdiff+0xee>
 800950a:	bf00      	nop
 800950c:	0800a2f4 	.word	0x0800a2f4
 8009510:	0800a305 	.word	0x0800a305

08009514 <__d2b>:
 8009514:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009518:	460f      	mov	r7, r1
 800951a:	2101      	movs	r1, #1
 800951c:	ec59 8b10 	vmov	r8, r9, d0
 8009520:	4616      	mov	r6, r2
 8009522:	f7ff fccd 	bl	8008ec0 <_Balloc>
 8009526:	4604      	mov	r4, r0
 8009528:	b930      	cbnz	r0, 8009538 <__d2b+0x24>
 800952a:	4602      	mov	r2, r0
 800952c:	4b23      	ldr	r3, [pc, #140]	@ (80095bc <__d2b+0xa8>)
 800952e:	4824      	ldr	r0, [pc, #144]	@ (80095c0 <__d2b+0xac>)
 8009530:	f240 310f 	movw	r1, #783	@ 0x30f
 8009534:	f000 fa82 	bl	8009a3c <__assert_func>
 8009538:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800953c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009540:	b10d      	cbz	r5, 8009546 <__d2b+0x32>
 8009542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009546:	9301      	str	r3, [sp, #4]
 8009548:	f1b8 0300 	subs.w	r3, r8, #0
 800954c:	d023      	beq.n	8009596 <__d2b+0x82>
 800954e:	4668      	mov	r0, sp
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	f7ff fd7c 	bl	800904e <__lo0bits>
 8009556:	e9dd 1200 	ldrd	r1, r2, [sp]
 800955a:	b1d0      	cbz	r0, 8009592 <__d2b+0x7e>
 800955c:	f1c0 0320 	rsb	r3, r0, #32
 8009560:	fa02 f303 	lsl.w	r3, r2, r3
 8009564:	430b      	orrs	r3, r1
 8009566:	40c2      	lsrs	r2, r0
 8009568:	6163      	str	r3, [r4, #20]
 800956a:	9201      	str	r2, [sp, #4]
 800956c:	9b01      	ldr	r3, [sp, #4]
 800956e:	61a3      	str	r3, [r4, #24]
 8009570:	2b00      	cmp	r3, #0
 8009572:	bf0c      	ite	eq
 8009574:	2201      	moveq	r2, #1
 8009576:	2202      	movne	r2, #2
 8009578:	6122      	str	r2, [r4, #16]
 800957a:	b1a5      	cbz	r5, 80095a6 <__d2b+0x92>
 800957c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009580:	4405      	add	r5, r0
 8009582:	603d      	str	r5, [r7, #0]
 8009584:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009588:	6030      	str	r0, [r6, #0]
 800958a:	4620      	mov	r0, r4
 800958c:	b003      	add	sp, #12
 800958e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009592:	6161      	str	r1, [r4, #20]
 8009594:	e7ea      	b.n	800956c <__d2b+0x58>
 8009596:	a801      	add	r0, sp, #4
 8009598:	f7ff fd59 	bl	800904e <__lo0bits>
 800959c:	9b01      	ldr	r3, [sp, #4]
 800959e:	6163      	str	r3, [r4, #20]
 80095a0:	3020      	adds	r0, #32
 80095a2:	2201      	movs	r2, #1
 80095a4:	e7e8      	b.n	8009578 <__d2b+0x64>
 80095a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80095ae:	6038      	str	r0, [r7, #0]
 80095b0:	6918      	ldr	r0, [r3, #16]
 80095b2:	f7ff fd2d 	bl	8009010 <__hi0bits>
 80095b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095ba:	e7e5      	b.n	8009588 <__d2b+0x74>
 80095bc:	0800a2f4 	.word	0x0800a2f4
 80095c0:	0800a305 	.word	0x0800a305

080095c4 <__ssputs_r>:
 80095c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095c8:	688e      	ldr	r6, [r1, #8]
 80095ca:	461f      	mov	r7, r3
 80095cc:	42be      	cmp	r6, r7
 80095ce:	680b      	ldr	r3, [r1, #0]
 80095d0:	4682      	mov	sl, r0
 80095d2:	460c      	mov	r4, r1
 80095d4:	4690      	mov	r8, r2
 80095d6:	d82d      	bhi.n	8009634 <__ssputs_r+0x70>
 80095d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80095e0:	d026      	beq.n	8009630 <__ssputs_r+0x6c>
 80095e2:	6965      	ldr	r5, [r4, #20]
 80095e4:	6909      	ldr	r1, [r1, #16]
 80095e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095ea:	eba3 0901 	sub.w	r9, r3, r1
 80095ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095f2:	1c7b      	adds	r3, r7, #1
 80095f4:	444b      	add	r3, r9
 80095f6:	106d      	asrs	r5, r5, #1
 80095f8:	429d      	cmp	r5, r3
 80095fa:	bf38      	it	cc
 80095fc:	461d      	movcc	r5, r3
 80095fe:	0553      	lsls	r3, r2, #21
 8009600:	d527      	bpl.n	8009652 <__ssputs_r+0x8e>
 8009602:	4629      	mov	r1, r5
 8009604:	f7ff fbd0 	bl	8008da8 <_malloc_r>
 8009608:	4606      	mov	r6, r0
 800960a:	b360      	cbz	r0, 8009666 <__ssputs_r+0xa2>
 800960c:	6921      	ldr	r1, [r4, #16]
 800960e:	464a      	mov	r2, r9
 8009610:	f000 fa06 	bl	8009a20 <memcpy>
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800961a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800961e:	81a3      	strh	r3, [r4, #12]
 8009620:	6126      	str	r6, [r4, #16]
 8009622:	6165      	str	r5, [r4, #20]
 8009624:	444e      	add	r6, r9
 8009626:	eba5 0509 	sub.w	r5, r5, r9
 800962a:	6026      	str	r6, [r4, #0]
 800962c:	60a5      	str	r5, [r4, #8]
 800962e:	463e      	mov	r6, r7
 8009630:	42be      	cmp	r6, r7
 8009632:	d900      	bls.n	8009636 <__ssputs_r+0x72>
 8009634:	463e      	mov	r6, r7
 8009636:	6820      	ldr	r0, [r4, #0]
 8009638:	4632      	mov	r2, r6
 800963a:	4641      	mov	r1, r8
 800963c:	f000 f9c6 	bl	80099cc <memmove>
 8009640:	68a3      	ldr	r3, [r4, #8]
 8009642:	1b9b      	subs	r3, r3, r6
 8009644:	60a3      	str	r3, [r4, #8]
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	4433      	add	r3, r6
 800964a:	6023      	str	r3, [r4, #0]
 800964c:	2000      	movs	r0, #0
 800964e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009652:	462a      	mov	r2, r5
 8009654:	f000 fa36 	bl	8009ac4 <_realloc_r>
 8009658:	4606      	mov	r6, r0
 800965a:	2800      	cmp	r0, #0
 800965c:	d1e0      	bne.n	8009620 <__ssputs_r+0x5c>
 800965e:	6921      	ldr	r1, [r4, #16]
 8009660:	4650      	mov	r0, sl
 8009662:	f7ff fb2d 	bl	8008cc0 <_free_r>
 8009666:	230c      	movs	r3, #12
 8009668:	f8ca 3000 	str.w	r3, [sl]
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009672:	81a3      	strh	r3, [r4, #12]
 8009674:	f04f 30ff 	mov.w	r0, #4294967295
 8009678:	e7e9      	b.n	800964e <__ssputs_r+0x8a>
	...

0800967c <_svfiprintf_r>:
 800967c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	4698      	mov	r8, r3
 8009682:	898b      	ldrh	r3, [r1, #12]
 8009684:	061b      	lsls	r3, r3, #24
 8009686:	b09d      	sub	sp, #116	@ 0x74
 8009688:	4607      	mov	r7, r0
 800968a:	460d      	mov	r5, r1
 800968c:	4614      	mov	r4, r2
 800968e:	d510      	bpl.n	80096b2 <_svfiprintf_r+0x36>
 8009690:	690b      	ldr	r3, [r1, #16]
 8009692:	b973      	cbnz	r3, 80096b2 <_svfiprintf_r+0x36>
 8009694:	2140      	movs	r1, #64	@ 0x40
 8009696:	f7ff fb87 	bl	8008da8 <_malloc_r>
 800969a:	6028      	str	r0, [r5, #0]
 800969c:	6128      	str	r0, [r5, #16]
 800969e:	b930      	cbnz	r0, 80096ae <_svfiprintf_r+0x32>
 80096a0:	230c      	movs	r3, #12
 80096a2:	603b      	str	r3, [r7, #0]
 80096a4:	f04f 30ff 	mov.w	r0, #4294967295
 80096a8:	b01d      	add	sp, #116	@ 0x74
 80096aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ae:	2340      	movs	r3, #64	@ 0x40
 80096b0:	616b      	str	r3, [r5, #20]
 80096b2:	2300      	movs	r3, #0
 80096b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096b6:	2320      	movs	r3, #32
 80096b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80096c0:	2330      	movs	r3, #48	@ 0x30
 80096c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009860 <_svfiprintf_r+0x1e4>
 80096c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096ca:	f04f 0901 	mov.w	r9, #1
 80096ce:	4623      	mov	r3, r4
 80096d0:	469a      	mov	sl, r3
 80096d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096d6:	b10a      	cbz	r2, 80096dc <_svfiprintf_r+0x60>
 80096d8:	2a25      	cmp	r2, #37	@ 0x25
 80096da:	d1f9      	bne.n	80096d0 <_svfiprintf_r+0x54>
 80096dc:	ebba 0b04 	subs.w	fp, sl, r4
 80096e0:	d00b      	beq.n	80096fa <_svfiprintf_r+0x7e>
 80096e2:	465b      	mov	r3, fp
 80096e4:	4622      	mov	r2, r4
 80096e6:	4629      	mov	r1, r5
 80096e8:	4638      	mov	r0, r7
 80096ea:	f7ff ff6b 	bl	80095c4 <__ssputs_r>
 80096ee:	3001      	adds	r0, #1
 80096f0:	f000 80a7 	beq.w	8009842 <_svfiprintf_r+0x1c6>
 80096f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096f6:	445a      	add	r2, fp
 80096f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80096fa:	f89a 3000 	ldrb.w	r3, [sl]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f000 809f 	beq.w	8009842 <_svfiprintf_r+0x1c6>
 8009704:	2300      	movs	r3, #0
 8009706:	f04f 32ff 	mov.w	r2, #4294967295
 800970a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800970e:	f10a 0a01 	add.w	sl, sl, #1
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	9307      	str	r3, [sp, #28]
 8009716:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800971a:	931a      	str	r3, [sp, #104]	@ 0x68
 800971c:	4654      	mov	r4, sl
 800971e:	2205      	movs	r2, #5
 8009720:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009724:	484e      	ldr	r0, [pc, #312]	@ (8009860 <_svfiprintf_r+0x1e4>)
 8009726:	f7f6 fd6b 	bl	8000200 <memchr>
 800972a:	9a04      	ldr	r2, [sp, #16]
 800972c:	b9d8      	cbnz	r0, 8009766 <_svfiprintf_r+0xea>
 800972e:	06d0      	lsls	r0, r2, #27
 8009730:	bf44      	itt	mi
 8009732:	2320      	movmi	r3, #32
 8009734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009738:	0711      	lsls	r1, r2, #28
 800973a:	bf44      	itt	mi
 800973c:	232b      	movmi	r3, #43	@ 0x2b
 800973e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009742:	f89a 3000 	ldrb.w	r3, [sl]
 8009746:	2b2a      	cmp	r3, #42	@ 0x2a
 8009748:	d015      	beq.n	8009776 <_svfiprintf_r+0xfa>
 800974a:	9a07      	ldr	r2, [sp, #28]
 800974c:	4654      	mov	r4, sl
 800974e:	2000      	movs	r0, #0
 8009750:	f04f 0c0a 	mov.w	ip, #10
 8009754:	4621      	mov	r1, r4
 8009756:	f811 3b01 	ldrb.w	r3, [r1], #1
 800975a:	3b30      	subs	r3, #48	@ 0x30
 800975c:	2b09      	cmp	r3, #9
 800975e:	d94b      	bls.n	80097f8 <_svfiprintf_r+0x17c>
 8009760:	b1b0      	cbz	r0, 8009790 <_svfiprintf_r+0x114>
 8009762:	9207      	str	r2, [sp, #28]
 8009764:	e014      	b.n	8009790 <_svfiprintf_r+0x114>
 8009766:	eba0 0308 	sub.w	r3, r0, r8
 800976a:	fa09 f303 	lsl.w	r3, r9, r3
 800976e:	4313      	orrs	r3, r2
 8009770:	9304      	str	r3, [sp, #16]
 8009772:	46a2      	mov	sl, r4
 8009774:	e7d2      	b.n	800971c <_svfiprintf_r+0xa0>
 8009776:	9b03      	ldr	r3, [sp, #12]
 8009778:	1d19      	adds	r1, r3, #4
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	9103      	str	r1, [sp, #12]
 800977e:	2b00      	cmp	r3, #0
 8009780:	bfbb      	ittet	lt
 8009782:	425b      	neglt	r3, r3
 8009784:	f042 0202 	orrlt.w	r2, r2, #2
 8009788:	9307      	strge	r3, [sp, #28]
 800978a:	9307      	strlt	r3, [sp, #28]
 800978c:	bfb8      	it	lt
 800978e:	9204      	strlt	r2, [sp, #16]
 8009790:	7823      	ldrb	r3, [r4, #0]
 8009792:	2b2e      	cmp	r3, #46	@ 0x2e
 8009794:	d10a      	bne.n	80097ac <_svfiprintf_r+0x130>
 8009796:	7863      	ldrb	r3, [r4, #1]
 8009798:	2b2a      	cmp	r3, #42	@ 0x2a
 800979a:	d132      	bne.n	8009802 <_svfiprintf_r+0x186>
 800979c:	9b03      	ldr	r3, [sp, #12]
 800979e:	1d1a      	adds	r2, r3, #4
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	9203      	str	r2, [sp, #12]
 80097a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097a8:	3402      	adds	r4, #2
 80097aa:	9305      	str	r3, [sp, #20]
 80097ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009870 <_svfiprintf_r+0x1f4>
 80097b0:	7821      	ldrb	r1, [r4, #0]
 80097b2:	2203      	movs	r2, #3
 80097b4:	4650      	mov	r0, sl
 80097b6:	f7f6 fd23 	bl	8000200 <memchr>
 80097ba:	b138      	cbz	r0, 80097cc <_svfiprintf_r+0x150>
 80097bc:	9b04      	ldr	r3, [sp, #16]
 80097be:	eba0 000a 	sub.w	r0, r0, sl
 80097c2:	2240      	movs	r2, #64	@ 0x40
 80097c4:	4082      	lsls	r2, r0
 80097c6:	4313      	orrs	r3, r2
 80097c8:	3401      	adds	r4, #1
 80097ca:	9304      	str	r3, [sp, #16]
 80097cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097d0:	4824      	ldr	r0, [pc, #144]	@ (8009864 <_svfiprintf_r+0x1e8>)
 80097d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097d6:	2206      	movs	r2, #6
 80097d8:	f7f6 fd12 	bl	8000200 <memchr>
 80097dc:	2800      	cmp	r0, #0
 80097de:	d036      	beq.n	800984e <_svfiprintf_r+0x1d2>
 80097e0:	4b21      	ldr	r3, [pc, #132]	@ (8009868 <_svfiprintf_r+0x1ec>)
 80097e2:	bb1b      	cbnz	r3, 800982c <_svfiprintf_r+0x1b0>
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	3307      	adds	r3, #7
 80097e8:	f023 0307 	bic.w	r3, r3, #7
 80097ec:	3308      	adds	r3, #8
 80097ee:	9303      	str	r3, [sp, #12]
 80097f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f2:	4433      	add	r3, r6
 80097f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097f6:	e76a      	b.n	80096ce <_svfiprintf_r+0x52>
 80097f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80097fc:	460c      	mov	r4, r1
 80097fe:	2001      	movs	r0, #1
 8009800:	e7a8      	b.n	8009754 <_svfiprintf_r+0xd8>
 8009802:	2300      	movs	r3, #0
 8009804:	3401      	adds	r4, #1
 8009806:	9305      	str	r3, [sp, #20]
 8009808:	4619      	mov	r1, r3
 800980a:	f04f 0c0a 	mov.w	ip, #10
 800980e:	4620      	mov	r0, r4
 8009810:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009814:	3a30      	subs	r2, #48	@ 0x30
 8009816:	2a09      	cmp	r2, #9
 8009818:	d903      	bls.n	8009822 <_svfiprintf_r+0x1a6>
 800981a:	2b00      	cmp	r3, #0
 800981c:	d0c6      	beq.n	80097ac <_svfiprintf_r+0x130>
 800981e:	9105      	str	r1, [sp, #20]
 8009820:	e7c4      	b.n	80097ac <_svfiprintf_r+0x130>
 8009822:	fb0c 2101 	mla	r1, ip, r1, r2
 8009826:	4604      	mov	r4, r0
 8009828:	2301      	movs	r3, #1
 800982a:	e7f0      	b.n	800980e <_svfiprintf_r+0x192>
 800982c:	ab03      	add	r3, sp, #12
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	462a      	mov	r2, r5
 8009832:	4b0e      	ldr	r3, [pc, #56]	@ (800986c <_svfiprintf_r+0x1f0>)
 8009834:	a904      	add	r1, sp, #16
 8009836:	4638      	mov	r0, r7
 8009838:	f7fd fe62 	bl	8007500 <_printf_float>
 800983c:	1c42      	adds	r2, r0, #1
 800983e:	4606      	mov	r6, r0
 8009840:	d1d6      	bne.n	80097f0 <_svfiprintf_r+0x174>
 8009842:	89ab      	ldrh	r3, [r5, #12]
 8009844:	065b      	lsls	r3, r3, #25
 8009846:	f53f af2d 	bmi.w	80096a4 <_svfiprintf_r+0x28>
 800984a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800984c:	e72c      	b.n	80096a8 <_svfiprintf_r+0x2c>
 800984e:	ab03      	add	r3, sp, #12
 8009850:	9300      	str	r3, [sp, #0]
 8009852:	462a      	mov	r2, r5
 8009854:	4b05      	ldr	r3, [pc, #20]	@ (800986c <_svfiprintf_r+0x1f0>)
 8009856:	a904      	add	r1, sp, #16
 8009858:	4638      	mov	r0, r7
 800985a:	f7fe f8e9 	bl	8007a30 <_printf_i>
 800985e:	e7ed      	b.n	800983c <_svfiprintf_r+0x1c0>
 8009860:	0800a460 	.word	0x0800a460
 8009864:	0800a46a 	.word	0x0800a46a
 8009868:	08007501 	.word	0x08007501
 800986c:	080095c5 	.word	0x080095c5
 8009870:	0800a466 	.word	0x0800a466

08009874 <__sflush_r>:
 8009874:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800987c:	0716      	lsls	r6, r2, #28
 800987e:	4605      	mov	r5, r0
 8009880:	460c      	mov	r4, r1
 8009882:	d454      	bmi.n	800992e <__sflush_r+0xba>
 8009884:	684b      	ldr	r3, [r1, #4]
 8009886:	2b00      	cmp	r3, #0
 8009888:	dc02      	bgt.n	8009890 <__sflush_r+0x1c>
 800988a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800988c:	2b00      	cmp	r3, #0
 800988e:	dd48      	ble.n	8009922 <__sflush_r+0xae>
 8009890:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009892:	2e00      	cmp	r6, #0
 8009894:	d045      	beq.n	8009922 <__sflush_r+0xae>
 8009896:	2300      	movs	r3, #0
 8009898:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800989c:	682f      	ldr	r7, [r5, #0]
 800989e:	6a21      	ldr	r1, [r4, #32]
 80098a0:	602b      	str	r3, [r5, #0]
 80098a2:	d030      	beq.n	8009906 <__sflush_r+0x92>
 80098a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098a6:	89a3      	ldrh	r3, [r4, #12]
 80098a8:	0759      	lsls	r1, r3, #29
 80098aa:	d505      	bpl.n	80098b8 <__sflush_r+0x44>
 80098ac:	6863      	ldr	r3, [r4, #4]
 80098ae:	1ad2      	subs	r2, r2, r3
 80098b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098b2:	b10b      	cbz	r3, 80098b8 <__sflush_r+0x44>
 80098b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098b6:	1ad2      	subs	r2, r2, r3
 80098b8:	2300      	movs	r3, #0
 80098ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098bc:	6a21      	ldr	r1, [r4, #32]
 80098be:	4628      	mov	r0, r5
 80098c0:	47b0      	blx	r6
 80098c2:	1c43      	adds	r3, r0, #1
 80098c4:	89a3      	ldrh	r3, [r4, #12]
 80098c6:	d106      	bne.n	80098d6 <__sflush_r+0x62>
 80098c8:	6829      	ldr	r1, [r5, #0]
 80098ca:	291d      	cmp	r1, #29
 80098cc:	d82b      	bhi.n	8009926 <__sflush_r+0xb2>
 80098ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009978 <__sflush_r+0x104>)
 80098d0:	410a      	asrs	r2, r1
 80098d2:	07d6      	lsls	r6, r2, #31
 80098d4:	d427      	bmi.n	8009926 <__sflush_r+0xb2>
 80098d6:	2200      	movs	r2, #0
 80098d8:	6062      	str	r2, [r4, #4]
 80098da:	04d9      	lsls	r1, r3, #19
 80098dc:	6922      	ldr	r2, [r4, #16]
 80098de:	6022      	str	r2, [r4, #0]
 80098e0:	d504      	bpl.n	80098ec <__sflush_r+0x78>
 80098e2:	1c42      	adds	r2, r0, #1
 80098e4:	d101      	bne.n	80098ea <__sflush_r+0x76>
 80098e6:	682b      	ldr	r3, [r5, #0]
 80098e8:	b903      	cbnz	r3, 80098ec <__sflush_r+0x78>
 80098ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80098ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098ee:	602f      	str	r7, [r5, #0]
 80098f0:	b1b9      	cbz	r1, 8009922 <__sflush_r+0xae>
 80098f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098f6:	4299      	cmp	r1, r3
 80098f8:	d002      	beq.n	8009900 <__sflush_r+0x8c>
 80098fa:	4628      	mov	r0, r5
 80098fc:	f7ff f9e0 	bl	8008cc0 <_free_r>
 8009900:	2300      	movs	r3, #0
 8009902:	6363      	str	r3, [r4, #52]	@ 0x34
 8009904:	e00d      	b.n	8009922 <__sflush_r+0xae>
 8009906:	2301      	movs	r3, #1
 8009908:	4628      	mov	r0, r5
 800990a:	47b0      	blx	r6
 800990c:	4602      	mov	r2, r0
 800990e:	1c50      	adds	r0, r2, #1
 8009910:	d1c9      	bne.n	80098a6 <__sflush_r+0x32>
 8009912:	682b      	ldr	r3, [r5, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d0c6      	beq.n	80098a6 <__sflush_r+0x32>
 8009918:	2b1d      	cmp	r3, #29
 800991a:	d001      	beq.n	8009920 <__sflush_r+0xac>
 800991c:	2b16      	cmp	r3, #22
 800991e:	d11e      	bne.n	800995e <__sflush_r+0xea>
 8009920:	602f      	str	r7, [r5, #0]
 8009922:	2000      	movs	r0, #0
 8009924:	e022      	b.n	800996c <__sflush_r+0xf8>
 8009926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800992a:	b21b      	sxth	r3, r3
 800992c:	e01b      	b.n	8009966 <__sflush_r+0xf2>
 800992e:	690f      	ldr	r7, [r1, #16]
 8009930:	2f00      	cmp	r7, #0
 8009932:	d0f6      	beq.n	8009922 <__sflush_r+0xae>
 8009934:	0793      	lsls	r3, r2, #30
 8009936:	680e      	ldr	r6, [r1, #0]
 8009938:	bf08      	it	eq
 800993a:	694b      	ldreq	r3, [r1, #20]
 800993c:	600f      	str	r7, [r1, #0]
 800993e:	bf18      	it	ne
 8009940:	2300      	movne	r3, #0
 8009942:	eba6 0807 	sub.w	r8, r6, r7
 8009946:	608b      	str	r3, [r1, #8]
 8009948:	f1b8 0f00 	cmp.w	r8, #0
 800994c:	dde9      	ble.n	8009922 <__sflush_r+0xae>
 800994e:	6a21      	ldr	r1, [r4, #32]
 8009950:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009952:	4643      	mov	r3, r8
 8009954:	463a      	mov	r2, r7
 8009956:	4628      	mov	r0, r5
 8009958:	47b0      	blx	r6
 800995a:	2800      	cmp	r0, #0
 800995c:	dc08      	bgt.n	8009970 <__sflush_r+0xfc>
 800995e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009966:	81a3      	strh	r3, [r4, #12]
 8009968:	f04f 30ff 	mov.w	r0, #4294967295
 800996c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009970:	4407      	add	r7, r0
 8009972:	eba8 0800 	sub.w	r8, r8, r0
 8009976:	e7e7      	b.n	8009948 <__sflush_r+0xd4>
 8009978:	dfbffffe 	.word	0xdfbffffe

0800997c <_fflush_r>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	690b      	ldr	r3, [r1, #16]
 8009980:	4605      	mov	r5, r0
 8009982:	460c      	mov	r4, r1
 8009984:	b913      	cbnz	r3, 800998c <_fflush_r+0x10>
 8009986:	2500      	movs	r5, #0
 8009988:	4628      	mov	r0, r5
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	b118      	cbz	r0, 8009996 <_fflush_r+0x1a>
 800998e:	6a03      	ldr	r3, [r0, #32]
 8009990:	b90b      	cbnz	r3, 8009996 <_fflush_r+0x1a>
 8009992:	f7fe f9f9 	bl	8007d88 <__sinit>
 8009996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d0f3      	beq.n	8009986 <_fflush_r+0xa>
 800999e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099a0:	07d0      	lsls	r0, r2, #31
 80099a2:	d404      	bmi.n	80099ae <_fflush_r+0x32>
 80099a4:	0599      	lsls	r1, r3, #22
 80099a6:	d402      	bmi.n	80099ae <_fflush_r+0x32>
 80099a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099aa:	f7fe fb38 	bl	800801e <__retarget_lock_acquire_recursive>
 80099ae:	4628      	mov	r0, r5
 80099b0:	4621      	mov	r1, r4
 80099b2:	f7ff ff5f 	bl	8009874 <__sflush_r>
 80099b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099b8:	07da      	lsls	r2, r3, #31
 80099ba:	4605      	mov	r5, r0
 80099bc:	d4e4      	bmi.n	8009988 <_fflush_r+0xc>
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	059b      	lsls	r3, r3, #22
 80099c2:	d4e1      	bmi.n	8009988 <_fflush_r+0xc>
 80099c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099c6:	f7fe fb2b 	bl	8008020 <__retarget_lock_release_recursive>
 80099ca:	e7dd      	b.n	8009988 <_fflush_r+0xc>

080099cc <memmove>:
 80099cc:	4288      	cmp	r0, r1
 80099ce:	b510      	push	{r4, lr}
 80099d0:	eb01 0402 	add.w	r4, r1, r2
 80099d4:	d902      	bls.n	80099dc <memmove+0x10>
 80099d6:	4284      	cmp	r4, r0
 80099d8:	4623      	mov	r3, r4
 80099da:	d807      	bhi.n	80099ec <memmove+0x20>
 80099dc:	1e43      	subs	r3, r0, #1
 80099de:	42a1      	cmp	r1, r4
 80099e0:	d008      	beq.n	80099f4 <memmove+0x28>
 80099e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099ea:	e7f8      	b.n	80099de <memmove+0x12>
 80099ec:	4402      	add	r2, r0
 80099ee:	4601      	mov	r1, r0
 80099f0:	428a      	cmp	r2, r1
 80099f2:	d100      	bne.n	80099f6 <memmove+0x2a>
 80099f4:	bd10      	pop	{r4, pc}
 80099f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099fe:	e7f7      	b.n	80099f0 <memmove+0x24>

08009a00 <_sbrk_r>:
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	4d06      	ldr	r5, [pc, #24]	@ (8009a1c <_sbrk_r+0x1c>)
 8009a04:	2300      	movs	r3, #0
 8009a06:	4604      	mov	r4, r0
 8009a08:	4608      	mov	r0, r1
 8009a0a:	602b      	str	r3, [r5, #0]
 8009a0c:	f7f8 fd06 	bl	800241c <_sbrk>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d102      	bne.n	8009a1a <_sbrk_r+0x1a>
 8009a14:	682b      	ldr	r3, [r5, #0]
 8009a16:	b103      	cbz	r3, 8009a1a <_sbrk_r+0x1a>
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	bd38      	pop	{r3, r4, r5, pc}
 8009a1c:	2000a9bc 	.word	0x2000a9bc

08009a20 <memcpy>:
 8009a20:	440a      	add	r2, r1
 8009a22:	4291      	cmp	r1, r2
 8009a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a28:	d100      	bne.n	8009a2c <memcpy+0xc>
 8009a2a:	4770      	bx	lr
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a36:	4291      	cmp	r1, r2
 8009a38:	d1f9      	bne.n	8009a2e <memcpy+0xe>
 8009a3a:	bd10      	pop	{r4, pc}

08009a3c <__assert_func>:
 8009a3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a3e:	4614      	mov	r4, r2
 8009a40:	461a      	mov	r2, r3
 8009a42:	4b09      	ldr	r3, [pc, #36]	@ (8009a68 <__assert_func+0x2c>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4605      	mov	r5, r0
 8009a48:	68d8      	ldr	r0, [r3, #12]
 8009a4a:	b954      	cbnz	r4, 8009a62 <__assert_func+0x26>
 8009a4c:	4b07      	ldr	r3, [pc, #28]	@ (8009a6c <__assert_func+0x30>)
 8009a4e:	461c      	mov	r4, r3
 8009a50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a54:	9100      	str	r1, [sp, #0]
 8009a56:	462b      	mov	r3, r5
 8009a58:	4905      	ldr	r1, [pc, #20]	@ (8009a70 <__assert_func+0x34>)
 8009a5a:	f000 f86f 	bl	8009b3c <fiprintf>
 8009a5e:	f000 f87f 	bl	8009b60 <abort>
 8009a62:	4b04      	ldr	r3, [pc, #16]	@ (8009a74 <__assert_func+0x38>)
 8009a64:	e7f4      	b.n	8009a50 <__assert_func+0x14>
 8009a66:	bf00      	nop
 8009a68:	20006020 	.word	0x20006020
 8009a6c:	0800a4b6 	.word	0x0800a4b6
 8009a70:	0800a488 	.word	0x0800a488
 8009a74:	0800a47b 	.word	0x0800a47b

08009a78 <_calloc_r>:
 8009a78:	b570      	push	{r4, r5, r6, lr}
 8009a7a:	fba1 5402 	umull	r5, r4, r1, r2
 8009a7e:	b93c      	cbnz	r4, 8009a90 <_calloc_r+0x18>
 8009a80:	4629      	mov	r1, r5
 8009a82:	f7ff f991 	bl	8008da8 <_malloc_r>
 8009a86:	4606      	mov	r6, r0
 8009a88:	b928      	cbnz	r0, 8009a96 <_calloc_r+0x1e>
 8009a8a:	2600      	movs	r6, #0
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	bd70      	pop	{r4, r5, r6, pc}
 8009a90:	220c      	movs	r2, #12
 8009a92:	6002      	str	r2, [r0, #0]
 8009a94:	e7f9      	b.n	8009a8a <_calloc_r+0x12>
 8009a96:	462a      	mov	r2, r5
 8009a98:	4621      	mov	r1, r4
 8009a9a:	f7fe fa42 	bl	8007f22 <memset>
 8009a9e:	e7f5      	b.n	8009a8c <_calloc_r+0x14>

08009aa0 <__ascii_mbtowc>:
 8009aa0:	b082      	sub	sp, #8
 8009aa2:	b901      	cbnz	r1, 8009aa6 <__ascii_mbtowc+0x6>
 8009aa4:	a901      	add	r1, sp, #4
 8009aa6:	b142      	cbz	r2, 8009aba <__ascii_mbtowc+0x1a>
 8009aa8:	b14b      	cbz	r3, 8009abe <__ascii_mbtowc+0x1e>
 8009aaa:	7813      	ldrb	r3, [r2, #0]
 8009aac:	600b      	str	r3, [r1, #0]
 8009aae:	7812      	ldrb	r2, [r2, #0]
 8009ab0:	1e10      	subs	r0, r2, #0
 8009ab2:	bf18      	it	ne
 8009ab4:	2001      	movne	r0, #1
 8009ab6:	b002      	add	sp, #8
 8009ab8:	4770      	bx	lr
 8009aba:	4610      	mov	r0, r2
 8009abc:	e7fb      	b.n	8009ab6 <__ascii_mbtowc+0x16>
 8009abe:	f06f 0001 	mvn.w	r0, #1
 8009ac2:	e7f8      	b.n	8009ab6 <__ascii_mbtowc+0x16>

08009ac4 <_realloc_r>:
 8009ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac8:	4680      	mov	r8, r0
 8009aca:	4615      	mov	r5, r2
 8009acc:	460c      	mov	r4, r1
 8009ace:	b921      	cbnz	r1, 8009ada <_realloc_r+0x16>
 8009ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad4:	4611      	mov	r1, r2
 8009ad6:	f7ff b967 	b.w	8008da8 <_malloc_r>
 8009ada:	b92a      	cbnz	r2, 8009ae8 <_realloc_r+0x24>
 8009adc:	f7ff f8f0 	bl	8008cc0 <_free_r>
 8009ae0:	2400      	movs	r4, #0
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ae8:	f000 f841 	bl	8009b6e <_malloc_usable_size_r>
 8009aec:	4285      	cmp	r5, r0
 8009aee:	4606      	mov	r6, r0
 8009af0:	d802      	bhi.n	8009af8 <_realloc_r+0x34>
 8009af2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009af6:	d8f4      	bhi.n	8009ae2 <_realloc_r+0x1e>
 8009af8:	4629      	mov	r1, r5
 8009afa:	4640      	mov	r0, r8
 8009afc:	f7ff f954 	bl	8008da8 <_malloc_r>
 8009b00:	4607      	mov	r7, r0
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d0ec      	beq.n	8009ae0 <_realloc_r+0x1c>
 8009b06:	42b5      	cmp	r5, r6
 8009b08:	462a      	mov	r2, r5
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	bf28      	it	cs
 8009b0e:	4632      	movcs	r2, r6
 8009b10:	f7ff ff86 	bl	8009a20 <memcpy>
 8009b14:	4621      	mov	r1, r4
 8009b16:	4640      	mov	r0, r8
 8009b18:	f7ff f8d2 	bl	8008cc0 <_free_r>
 8009b1c:	463c      	mov	r4, r7
 8009b1e:	e7e0      	b.n	8009ae2 <_realloc_r+0x1e>

08009b20 <__ascii_wctomb>:
 8009b20:	4603      	mov	r3, r0
 8009b22:	4608      	mov	r0, r1
 8009b24:	b141      	cbz	r1, 8009b38 <__ascii_wctomb+0x18>
 8009b26:	2aff      	cmp	r2, #255	@ 0xff
 8009b28:	d904      	bls.n	8009b34 <__ascii_wctomb+0x14>
 8009b2a:	228a      	movs	r2, #138	@ 0x8a
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b32:	4770      	bx	lr
 8009b34:	700a      	strb	r2, [r1, #0]
 8009b36:	2001      	movs	r0, #1
 8009b38:	4770      	bx	lr
	...

08009b3c <fiprintf>:
 8009b3c:	b40e      	push	{r1, r2, r3}
 8009b3e:	b503      	push	{r0, r1, lr}
 8009b40:	4601      	mov	r1, r0
 8009b42:	ab03      	add	r3, sp, #12
 8009b44:	4805      	ldr	r0, [pc, #20]	@ (8009b5c <fiprintf+0x20>)
 8009b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b4a:	6800      	ldr	r0, [r0, #0]
 8009b4c:	9301      	str	r3, [sp, #4]
 8009b4e:	f000 f83f 	bl	8009bd0 <_vfiprintf_r>
 8009b52:	b002      	add	sp, #8
 8009b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b58:	b003      	add	sp, #12
 8009b5a:	4770      	bx	lr
 8009b5c:	20006020 	.word	0x20006020

08009b60 <abort>:
 8009b60:	b508      	push	{r3, lr}
 8009b62:	2006      	movs	r0, #6
 8009b64:	f000 fa08 	bl	8009f78 <raise>
 8009b68:	2001      	movs	r0, #1
 8009b6a:	f7f8 fbdf 	bl	800232c <_exit>

08009b6e <_malloc_usable_size_r>:
 8009b6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b72:	1f18      	subs	r0, r3, #4
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	bfbc      	itt	lt
 8009b78:	580b      	ldrlt	r3, [r1, r0]
 8009b7a:	18c0      	addlt	r0, r0, r3
 8009b7c:	4770      	bx	lr

08009b7e <__sfputc_r>:
 8009b7e:	6893      	ldr	r3, [r2, #8]
 8009b80:	3b01      	subs	r3, #1
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	b410      	push	{r4}
 8009b86:	6093      	str	r3, [r2, #8]
 8009b88:	da08      	bge.n	8009b9c <__sfputc_r+0x1e>
 8009b8a:	6994      	ldr	r4, [r2, #24]
 8009b8c:	42a3      	cmp	r3, r4
 8009b8e:	db01      	blt.n	8009b94 <__sfputc_r+0x16>
 8009b90:	290a      	cmp	r1, #10
 8009b92:	d103      	bne.n	8009b9c <__sfputc_r+0x1e>
 8009b94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b98:	f000 b932 	b.w	8009e00 <__swbuf_r>
 8009b9c:	6813      	ldr	r3, [r2, #0]
 8009b9e:	1c58      	adds	r0, r3, #1
 8009ba0:	6010      	str	r0, [r2, #0]
 8009ba2:	7019      	strb	r1, [r3, #0]
 8009ba4:	4608      	mov	r0, r1
 8009ba6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <__sfputs_r>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	4606      	mov	r6, r0
 8009bb0:	460f      	mov	r7, r1
 8009bb2:	4614      	mov	r4, r2
 8009bb4:	18d5      	adds	r5, r2, r3
 8009bb6:	42ac      	cmp	r4, r5
 8009bb8:	d101      	bne.n	8009bbe <__sfputs_r+0x12>
 8009bba:	2000      	movs	r0, #0
 8009bbc:	e007      	b.n	8009bce <__sfputs_r+0x22>
 8009bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc2:	463a      	mov	r2, r7
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f7ff ffda 	bl	8009b7e <__sfputc_r>
 8009bca:	1c43      	adds	r3, r0, #1
 8009bcc:	d1f3      	bne.n	8009bb6 <__sfputs_r+0xa>
 8009bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009bd0 <_vfiprintf_r>:
 8009bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd4:	460d      	mov	r5, r1
 8009bd6:	b09d      	sub	sp, #116	@ 0x74
 8009bd8:	4614      	mov	r4, r2
 8009bda:	4698      	mov	r8, r3
 8009bdc:	4606      	mov	r6, r0
 8009bde:	b118      	cbz	r0, 8009be8 <_vfiprintf_r+0x18>
 8009be0:	6a03      	ldr	r3, [r0, #32]
 8009be2:	b90b      	cbnz	r3, 8009be8 <_vfiprintf_r+0x18>
 8009be4:	f7fe f8d0 	bl	8007d88 <__sinit>
 8009be8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bea:	07d9      	lsls	r1, r3, #31
 8009bec:	d405      	bmi.n	8009bfa <_vfiprintf_r+0x2a>
 8009bee:	89ab      	ldrh	r3, [r5, #12]
 8009bf0:	059a      	lsls	r2, r3, #22
 8009bf2:	d402      	bmi.n	8009bfa <_vfiprintf_r+0x2a>
 8009bf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bf6:	f7fe fa12 	bl	800801e <__retarget_lock_acquire_recursive>
 8009bfa:	89ab      	ldrh	r3, [r5, #12]
 8009bfc:	071b      	lsls	r3, r3, #28
 8009bfe:	d501      	bpl.n	8009c04 <_vfiprintf_r+0x34>
 8009c00:	692b      	ldr	r3, [r5, #16]
 8009c02:	b99b      	cbnz	r3, 8009c2c <_vfiprintf_r+0x5c>
 8009c04:	4629      	mov	r1, r5
 8009c06:	4630      	mov	r0, r6
 8009c08:	f000 f938 	bl	8009e7c <__swsetup_r>
 8009c0c:	b170      	cbz	r0, 8009c2c <_vfiprintf_r+0x5c>
 8009c0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c10:	07dc      	lsls	r4, r3, #31
 8009c12:	d504      	bpl.n	8009c1e <_vfiprintf_r+0x4e>
 8009c14:	f04f 30ff 	mov.w	r0, #4294967295
 8009c18:	b01d      	add	sp, #116	@ 0x74
 8009c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1e:	89ab      	ldrh	r3, [r5, #12]
 8009c20:	0598      	lsls	r0, r3, #22
 8009c22:	d4f7      	bmi.n	8009c14 <_vfiprintf_r+0x44>
 8009c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c26:	f7fe f9fb 	bl	8008020 <__retarget_lock_release_recursive>
 8009c2a:	e7f3      	b.n	8009c14 <_vfiprintf_r+0x44>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c30:	2320      	movs	r3, #32
 8009c32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c36:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c3a:	2330      	movs	r3, #48	@ 0x30
 8009c3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009dec <_vfiprintf_r+0x21c>
 8009c40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c44:	f04f 0901 	mov.w	r9, #1
 8009c48:	4623      	mov	r3, r4
 8009c4a:	469a      	mov	sl, r3
 8009c4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c50:	b10a      	cbz	r2, 8009c56 <_vfiprintf_r+0x86>
 8009c52:	2a25      	cmp	r2, #37	@ 0x25
 8009c54:	d1f9      	bne.n	8009c4a <_vfiprintf_r+0x7a>
 8009c56:	ebba 0b04 	subs.w	fp, sl, r4
 8009c5a:	d00b      	beq.n	8009c74 <_vfiprintf_r+0xa4>
 8009c5c:	465b      	mov	r3, fp
 8009c5e:	4622      	mov	r2, r4
 8009c60:	4629      	mov	r1, r5
 8009c62:	4630      	mov	r0, r6
 8009c64:	f7ff ffa2 	bl	8009bac <__sfputs_r>
 8009c68:	3001      	adds	r0, #1
 8009c6a:	f000 80a7 	beq.w	8009dbc <_vfiprintf_r+0x1ec>
 8009c6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c70:	445a      	add	r2, fp
 8009c72:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c74:	f89a 3000 	ldrb.w	r3, [sl]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f000 809f 	beq.w	8009dbc <_vfiprintf_r+0x1ec>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	f04f 32ff 	mov.w	r2, #4294967295
 8009c84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c88:	f10a 0a01 	add.w	sl, sl, #1
 8009c8c:	9304      	str	r3, [sp, #16]
 8009c8e:	9307      	str	r3, [sp, #28]
 8009c90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c94:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c96:	4654      	mov	r4, sl
 8009c98:	2205      	movs	r2, #5
 8009c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c9e:	4853      	ldr	r0, [pc, #332]	@ (8009dec <_vfiprintf_r+0x21c>)
 8009ca0:	f7f6 faae 	bl	8000200 <memchr>
 8009ca4:	9a04      	ldr	r2, [sp, #16]
 8009ca6:	b9d8      	cbnz	r0, 8009ce0 <_vfiprintf_r+0x110>
 8009ca8:	06d1      	lsls	r1, r2, #27
 8009caa:	bf44      	itt	mi
 8009cac:	2320      	movmi	r3, #32
 8009cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cb2:	0713      	lsls	r3, r2, #28
 8009cb4:	bf44      	itt	mi
 8009cb6:	232b      	movmi	r3, #43	@ 0x2b
 8009cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cc2:	d015      	beq.n	8009cf0 <_vfiprintf_r+0x120>
 8009cc4:	9a07      	ldr	r2, [sp, #28]
 8009cc6:	4654      	mov	r4, sl
 8009cc8:	2000      	movs	r0, #0
 8009cca:	f04f 0c0a 	mov.w	ip, #10
 8009cce:	4621      	mov	r1, r4
 8009cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cd4:	3b30      	subs	r3, #48	@ 0x30
 8009cd6:	2b09      	cmp	r3, #9
 8009cd8:	d94b      	bls.n	8009d72 <_vfiprintf_r+0x1a2>
 8009cda:	b1b0      	cbz	r0, 8009d0a <_vfiprintf_r+0x13a>
 8009cdc:	9207      	str	r2, [sp, #28]
 8009cde:	e014      	b.n	8009d0a <_vfiprintf_r+0x13a>
 8009ce0:	eba0 0308 	sub.w	r3, r0, r8
 8009ce4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	9304      	str	r3, [sp, #16]
 8009cec:	46a2      	mov	sl, r4
 8009cee:	e7d2      	b.n	8009c96 <_vfiprintf_r+0xc6>
 8009cf0:	9b03      	ldr	r3, [sp, #12]
 8009cf2:	1d19      	adds	r1, r3, #4
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	9103      	str	r1, [sp, #12]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	bfbb      	ittet	lt
 8009cfc:	425b      	neglt	r3, r3
 8009cfe:	f042 0202 	orrlt.w	r2, r2, #2
 8009d02:	9307      	strge	r3, [sp, #28]
 8009d04:	9307      	strlt	r3, [sp, #28]
 8009d06:	bfb8      	it	lt
 8009d08:	9204      	strlt	r2, [sp, #16]
 8009d0a:	7823      	ldrb	r3, [r4, #0]
 8009d0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d0e:	d10a      	bne.n	8009d26 <_vfiprintf_r+0x156>
 8009d10:	7863      	ldrb	r3, [r4, #1]
 8009d12:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d14:	d132      	bne.n	8009d7c <_vfiprintf_r+0x1ac>
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	1d1a      	adds	r2, r3, #4
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	9203      	str	r2, [sp, #12]
 8009d1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d22:	3402      	adds	r4, #2
 8009d24:	9305      	str	r3, [sp, #20]
 8009d26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009dfc <_vfiprintf_r+0x22c>
 8009d2a:	7821      	ldrb	r1, [r4, #0]
 8009d2c:	2203      	movs	r2, #3
 8009d2e:	4650      	mov	r0, sl
 8009d30:	f7f6 fa66 	bl	8000200 <memchr>
 8009d34:	b138      	cbz	r0, 8009d46 <_vfiprintf_r+0x176>
 8009d36:	9b04      	ldr	r3, [sp, #16]
 8009d38:	eba0 000a 	sub.w	r0, r0, sl
 8009d3c:	2240      	movs	r2, #64	@ 0x40
 8009d3e:	4082      	lsls	r2, r0
 8009d40:	4313      	orrs	r3, r2
 8009d42:	3401      	adds	r4, #1
 8009d44:	9304      	str	r3, [sp, #16]
 8009d46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4a:	4829      	ldr	r0, [pc, #164]	@ (8009df0 <_vfiprintf_r+0x220>)
 8009d4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d50:	2206      	movs	r2, #6
 8009d52:	f7f6 fa55 	bl	8000200 <memchr>
 8009d56:	2800      	cmp	r0, #0
 8009d58:	d03f      	beq.n	8009dda <_vfiprintf_r+0x20a>
 8009d5a:	4b26      	ldr	r3, [pc, #152]	@ (8009df4 <_vfiprintf_r+0x224>)
 8009d5c:	bb1b      	cbnz	r3, 8009da6 <_vfiprintf_r+0x1d6>
 8009d5e:	9b03      	ldr	r3, [sp, #12]
 8009d60:	3307      	adds	r3, #7
 8009d62:	f023 0307 	bic.w	r3, r3, #7
 8009d66:	3308      	adds	r3, #8
 8009d68:	9303      	str	r3, [sp, #12]
 8009d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d6c:	443b      	add	r3, r7
 8009d6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d70:	e76a      	b.n	8009c48 <_vfiprintf_r+0x78>
 8009d72:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d76:	460c      	mov	r4, r1
 8009d78:	2001      	movs	r0, #1
 8009d7a:	e7a8      	b.n	8009cce <_vfiprintf_r+0xfe>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	3401      	adds	r4, #1
 8009d80:	9305      	str	r3, [sp, #20]
 8009d82:	4619      	mov	r1, r3
 8009d84:	f04f 0c0a 	mov.w	ip, #10
 8009d88:	4620      	mov	r0, r4
 8009d8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d8e:	3a30      	subs	r2, #48	@ 0x30
 8009d90:	2a09      	cmp	r2, #9
 8009d92:	d903      	bls.n	8009d9c <_vfiprintf_r+0x1cc>
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d0c6      	beq.n	8009d26 <_vfiprintf_r+0x156>
 8009d98:	9105      	str	r1, [sp, #20]
 8009d9a:	e7c4      	b.n	8009d26 <_vfiprintf_r+0x156>
 8009d9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009da0:	4604      	mov	r4, r0
 8009da2:	2301      	movs	r3, #1
 8009da4:	e7f0      	b.n	8009d88 <_vfiprintf_r+0x1b8>
 8009da6:	ab03      	add	r3, sp, #12
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	462a      	mov	r2, r5
 8009dac:	4b12      	ldr	r3, [pc, #72]	@ (8009df8 <_vfiprintf_r+0x228>)
 8009dae:	a904      	add	r1, sp, #16
 8009db0:	4630      	mov	r0, r6
 8009db2:	f7fd fba5 	bl	8007500 <_printf_float>
 8009db6:	4607      	mov	r7, r0
 8009db8:	1c78      	adds	r0, r7, #1
 8009dba:	d1d6      	bne.n	8009d6a <_vfiprintf_r+0x19a>
 8009dbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dbe:	07d9      	lsls	r1, r3, #31
 8009dc0:	d405      	bmi.n	8009dce <_vfiprintf_r+0x1fe>
 8009dc2:	89ab      	ldrh	r3, [r5, #12]
 8009dc4:	059a      	lsls	r2, r3, #22
 8009dc6:	d402      	bmi.n	8009dce <_vfiprintf_r+0x1fe>
 8009dc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dca:	f7fe f929 	bl	8008020 <__retarget_lock_release_recursive>
 8009dce:	89ab      	ldrh	r3, [r5, #12]
 8009dd0:	065b      	lsls	r3, r3, #25
 8009dd2:	f53f af1f 	bmi.w	8009c14 <_vfiprintf_r+0x44>
 8009dd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dd8:	e71e      	b.n	8009c18 <_vfiprintf_r+0x48>
 8009dda:	ab03      	add	r3, sp, #12
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	462a      	mov	r2, r5
 8009de0:	4b05      	ldr	r3, [pc, #20]	@ (8009df8 <_vfiprintf_r+0x228>)
 8009de2:	a904      	add	r1, sp, #16
 8009de4:	4630      	mov	r0, r6
 8009de6:	f7fd fe23 	bl	8007a30 <_printf_i>
 8009dea:	e7e4      	b.n	8009db6 <_vfiprintf_r+0x1e6>
 8009dec:	0800a460 	.word	0x0800a460
 8009df0:	0800a46a 	.word	0x0800a46a
 8009df4:	08007501 	.word	0x08007501
 8009df8:	08009bad 	.word	0x08009bad
 8009dfc:	0800a466 	.word	0x0800a466

08009e00 <__swbuf_r>:
 8009e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e02:	460e      	mov	r6, r1
 8009e04:	4614      	mov	r4, r2
 8009e06:	4605      	mov	r5, r0
 8009e08:	b118      	cbz	r0, 8009e12 <__swbuf_r+0x12>
 8009e0a:	6a03      	ldr	r3, [r0, #32]
 8009e0c:	b90b      	cbnz	r3, 8009e12 <__swbuf_r+0x12>
 8009e0e:	f7fd ffbb 	bl	8007d88 <__sinit>
 8009e12:	69a3      	ldr	r3, [r4, #24]
 8009e14:	60a3      	str	r3, [r4, #8]
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	071a      	lsls	r2, r3, #28
 8009e1a:	d501      	bpl.n	8009e20 <__swbuf_r+0x20>
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	b943      	cbnz	r3, 8009e32 <__swbuf_r+0x32>
 8009e20:	4621      	mov	r1, r4
 8009e22:	4628      	mov	r0, r5
 8009e24:	f000 f82a 	bl	8009e7c <__swsetup_r>
 8009e28:	b118      	cbz	r0, 8009e32 <__swbuf_r+0x32>
 8009e2a:	f04f 37ff 	mov.w	r7, #4294967295
 8009e2e:	4638      	mov	r0, r7
 8009e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	6922      	ldr	r2, [r4, #16]
 8009e36:	1a98      	subs	r0, r3, r2
 8009e38:	6963      	ldr	r3, [r4, #20]
 8009e3a:	b2f6      	uxtb	r6, r6
 8009e3c:	4283      	cmp	r3, r0
 8009e3e:	4637      	mov	r7, r6
 8009e40:	dc05      	bgt.n	8009e4e <__swbuf_r+0x4e>
 8009e42:	4621      	mov	r1, r4
 8009e44:	4628      	mov	r0, r5
 8009e46:	f7ff fd99 	bl	800997c <_fflush_r>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	d1ed      	bne.n	8009e2a <__swbuf_r+0x2a>
 8009e4e:	68a3      	ldr	r3, [r4, #8]
 8009e50:	3b01      	subs	r3, #1
 8009e52:	60a3      	str	r3, [r4, #8]
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	6022      	str	r2, [r4, #0]
 8009e5a:	701e      	strb	r6, [r3, #0]
 8009e5c:	6962      	ldr	r2, [r4, #20]
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d004      	beq.n	8009e6e <__swbuf_r+0x6e>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	07db      	lsls	r3, r3, #31
 8009e68:	d5e1      	bpl.n	8009e2e <__swbuf_r+0x2e>
 8009e6a:	2e0a      	cmp	r6, #10
 8009e6c:	d1df      	bne.n	8009e2e <__swbuf_r+0x2e>
 8009e6e:	4621      	mov	r1, r4
 8009e70:	4628      	mov	r0, r5
 8009e72:	f7ff fd83 	bl	800997c <_fflush_r>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	d0d9      	beq.n	8009e2e <__swbuf_r+0x2e>
 8009e7a:	e7d6      	b.n	8009e2a <__swbuf_r+0x2a>

08009e7c <__swsetup_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4b29      	ldr	r3, [pc, #164]	@ (8009f24 <__swsetup_r+0xa8>)
 8009e80:	4605      	mov	r5, r0
 8009e82:	6818      	ldr	r0, [r3, #0]
 8009e84:	460c      	mov	r4, r1
 8009e86:	b118      	cbz	r0, 8009e90 <__swsetup_r+0x14>
 8009e88:	6a03      	ldr	r3, [r0, #32]
 8009e8a:	b90b      	cbnz	r3, 8009e90 <__swsetup_r+0x14>
 8009e8c:	f7fd ff7c 	bl	8007d88 <__sinit>
 8009e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e94:	0719      	lsls	r1, r3, #28
 8009e96:	d422      	bmi.n	8009ede <__swsetup_r+0x62>
 8009e98:	06da      	lsls	r2, r3, #27
 8009e9a:	d407      	bmi.n	8009eac <__swsetup_r+0x30>
 8009e9c:	2209      	movs	r2, #9
 8009e9e:	602a      	str	r2, [r5, #0]
 8009ea0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ea4:	81a3      	strh	r3, [r4, #12]
 8009ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eaa:	e033      	b.n	8009f14 <__swsetup_r+0x98>
 8009eac:	0758      	lsls	r0, r3, #29
 8009eae:	d512      	bpl.n	8009ed6 <__swsetup_r+0x5a>
 8009eb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eb2:	b141      	cbz	r1, 8009ec6 <__swsetup_r+0x4a>
 8009eb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009eb8:	4299      	cmp	r1, r3
 8009eba:	d002      	beq.n	8009ec2 <__swsetup_r+0x46>
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f7fe feff 	bl	8008cc0 <_free_r>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ec6:	89a3      	ldrh	r3, [r4, #12]
 8009ec8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ecc:	81a3      	strh	r3, [r4, #12]
 8009ece:	2300      	movs	r3, #0
 8009ed0:	6063      	str	r3, [r4, #4]
 8009ed2:	6923      	ldr	r3, [r4, #16]
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	89a3      	ldrh	r3, [r4, #12]
 8009ed8:	f043 0308 	orr.w	r3, r3, #8
 8009edc:	81a3      	strh	r3, [r4, #12]
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	b94b      	cbnz	r3, 8009ef6 <__swsetup_r+0x7a>
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009eec:	d003      	beq.n	8009ef6 <__swsetup_r+0x7a>
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f000 f883 	bl	8009ffc <__smakebuf_r>
 8009ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009efa:	f013 0201 	ands.w	r2, r3, #1
 8009efe:	d00a      	beq.n	8009f16 <__swsetup_r+0x9a>
 8009f00:	2200      	movs	r2, #0
 8009f02:	60a2      	str	r2, [r4, #8]
 8009f04:	6962      	ldr	r2, [r4, #20]
 8009f06:	4252      	negs	r2, r2
 8009f08:	61a2      	str	r2, [r4, #24]
 8009f0a:	6922      	ldr	r2, [r4, #16]
 8009f0c:	b942      	cbnz	r2, 8009f20 <__swsetup_r+0xa4>
 8009f0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f12:	d1c5      	bne.n	8009ea0 <__swsetup_r+0x24>
 8009f14:	bd38      	pop	{r3, r4, r5, pc}
 8009f16:	0799      	lsls	r1, r3, #30
 8009f18:	bf58      	it	pl
 8009f1a:	6962      	ldrpl	r2, [r4, #20]
 8009f1c:	60a2      	str	r2, [r4, #8]
 8009f1e:	e7f4      	b.n	8009f0a <__swsetup_r+0x8e>
 8009f20:	2000      	movs	r0, #0
 8009f22:	e7f7      	b.n	8009f14 <__swsetup_r+0x98>
 8009f24:	20006020 	.word	0x20006020

08009f28 <_raise_r>:
 8009f28:	291f      	cmp	r1, #31
 8009f2a:	b538      	push	{r3, r4, r5, lr}
 8009f2c:	4605      	mov	r5, r0
 8009f2e:	460c      	mov	r4, r1
 8009f30:	d904      	bls.n	8009f3c <_raise_r+0x14>
 8009f32:	2316      	movs	r3, #22
 8009f34:	6003      	str	r3, [r0, #0]
 8009f36:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3a:	bd38      	pop	{r3, r4, r5, pc}
 8009f3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f3e:	b112      	cbz	r2, 8009f46 <_raise_r+0x1e>
 8009f40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f44:	b94b      	cbnz	r3, 8009f5a <_raise_r+0x32>
 8009f46:	4628      	mov	r0, r5
 8009f48:	f000 f830 	bl	8009fac <_getpid_r>
 8009f4c:	4622      	mov	r2, r4
 8009f4e:	4601      	mov	r1, r0
 8009f50:	4628      	mov	r0, r5
 8009f52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f56:	f000 b817 	b.w	8009f88 <_kill_r>
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d00a      	beq.n	8009f74 <_raise_r+0x4c>
 8009f5e:	1c59      	adds	r1, r3, #1
 8009f60:	d103      	bne.n	8009f6a <_raise_r+0x42>
 8009f62:	2316      	movs	r3, #22
 8009f64:	6003      	str	r3, [r0, #0]
 8009f66:	2001      	movs	r0, #1
 8009f68:	e7e7      	b.n	8009f3a <_raise_r+0x12>
 8009f6a:	2100      	movs	r1, #0
 8009f6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f70:	4620      	mov	r0, r4
 8009f72:	4798      	blx	r3
 8009f74:	2000      	movs	r0, #0
 8009f76:	e7e0      	b.n	8009f3a <_raise_r+0x12>

08009f78 <raise>:
 8009f78:	4b02      	ldr	r3, [pc, #8]	@ (8009f84 <raise+0xc>)
 8009f7a:	4601      	mov	r1, r0
 8009f7c:	6818      	ldr	r0, [r3, #0]
 8009f7e:	f7ff bfd3 	b.w	8009f28 <_raise_r>
 8009f82:	bf00      	nop
 8009f84:	20006020 	.word	0x20006020

08009f88 <_kill_r>:
 8009f88:	b538      	push	{r3, r4, r5, lr}
 8009f8a:	4d07      	ldr	r5, [pc, #28]	@ (8009fa8 <_kill_r+0x20>)
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	4604      	mov	r4, r0
 8009f90:	4608      	mov	r0, r1
 8009f92:	4611      	mov	r1, r2
 8009f94:	602b      	str	r3, [r5, #0]
 8009f96:	f7f8 f9b9 	bl	800230c <_kill>
 8009f9a:	1c43      	adds	r3, r0, #1
 8009f9c:	d102      	bne.n	8009fa4 <_kill_r+0x1c>
 8009f9e:	682b      	ldr	r3, [r5, #0]
 8009fa0:	b103      	cbz	r3, 8009fa4 <_kill_r+0x1c>
 8009fa2:	6023      	str	r3, [r4, #0]
 8009fa4:	bd38      	pop	{r3, r4, r5, pc}
 8009fa6:	bf00      	nop
 8009fa8:	2000a9bc 	.word	0x2000a9bc

08009fac <_getpid_r>:
 8009fac:	f7f8 b9a6 	b.w	80022fc <_getpid>

08009fb0 <__swhatbuf_r>:
 8009fb0:	b570      	push	{r4, r5, r6, lr}
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb8:	2900      	cmp	r1, #0
 8009fba:	b096      	sub	sp, #88	@ 0x58
 8009fbc:	4615      	mov	r5, r2
 8009fbe:	461e      	mov	r6, r3
 8009fc0:	da0d      	bge.n	8009fde <__swhatbuf_r+0x2e>
 8009fc2:	89a3      	ldrh	r3, [r4, #12]
 8009fc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fc8:	f04f 0100 	mov.w	r1, #0
 8009fcc:	bf14      	ite	ne
 8009fce:	2340      	movne	r3, #64	@ 0x40
 8009fd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009fd4:	2000      	movs	r0, #0
 8009fd6:	6031      	str	r1, [r6, #0]
 8009fd8:	602b      	str	r3, [r5, #0]
 8009fda:	b016      	add	sp, #88	@ 0x58
 8009fdc:	bd70      	pop	{r4, r5, r6, pc}
 8009fde:	466a      	mov	r2, sp
 8009fe0:	f000 f848 	bl	800a074 <_fstat_r>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	dbec      	blt.n	8009fc2 <__swhatbuf_r+0x12>
 8009fe8:	9901      	ldr	r1, [sp, #4]
 8009fea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009fee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ff2:	4259      	negs	r1, r3
 8009ff4:	4159      	adcs	r1, r3
 8009ff6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ffa:	e7eb      	b.n	8009fd4 <__swhatbuf_r+0x24>

08009ffc <__smakebuf_r>:
 8009ffc:	898b      	ldrh	r3, [r1, #12]
 8009ffe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a000:	079d      	lsls	r5, r3, #30
 800a002:	4606      	mov	r6, r0
 800a004:	460c      	mov	r4, r1
 800a006:	d507      	bpl.n	800a018 <__smakebuf_r+0x1c>
 800a008:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	6123      	str	r3, [r4, #16]
 800a010:	2301      	movs	r3, #1
 800a012:	6163      	str	r3, [r4, #20]
 800a014:	b003      	add	sp, #12
 800a016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a018:	ab01      	add	r3, sp, #4
 800a01a:	466a      	mov	r2, sp
 800a01c:	f7ff ffc8 	bl	8009fb0 <__swhatbuf_r>
 800a020:	9f00      	ldr	r7, [sp, #0]
 800a022:	4605      	mov	r5, r0
 800a024:	4639      	mov	r1, r7
 800a026:	4630      	mov	r0, r6
 800a028:	f7fe febe 	bl	8008da8 <_malloc_r>
 800a02c:	b948      	cbnz	r0, 800a042 <__smakebuf_r+0x46>
 800a02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a032:	059a      	lsls	r2, r3, #22
 800a034:	d4ee      	bmi.n	800a014 <__smakebuf_r+0x18>
 800a036:	f023 0303 	bic.w	r3, r3, #3
 800a03a:	f043 0302 	orr.w	r3, r3, #2
 800a03e:	81a3      	strh	r3, [r4, #12]
 800a040:	e7e2      	b.n	800a008 <__smakebuf_r+0xc>
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	6020      	str	r0, [r4, #0]
 800a046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a04a:	81a3      	strh	r3, [r4, #12]
 800a04c:	9b01      	ldr	r3, [sp, #4]
 800a04e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a052:	b15b      	cbz	r3, 800a06c <__smakebuf_r+0x70>
 800a054:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a058:	4630      	mov	r0, r6
 800a05a:	f000 f81d 	bl	800a098 <_isatty_r>
 800a05e:	b128      	cbz	r0, 800a06c <__smakebuf_r+0x70>
 800a060:	89a3      	ldrh	r3, [r4, #12]
 800a062:	f023 0303 	bic.w	r3, r3, #3
 800a066:	f043 0301 	orr.w	r3, r3, #1
 800a06a:	81a3      	strh	r3, [r4, #12]
 800a06c:	89a3      	ldrh	r3, [r4, #12]
 800a06e:	431d      	orrs	r5, r3
 800a070:	81a5      	strh	r5, [r4, #12]
 800a072:	e7cf      	b.n	800a014 <__smakebuf_r+0x18>

0800a074 <_fstat_r>:
 800a074:	b538      	push	{r3, r4, r5, lr}
 800a076:	4d07      	ldr	r5, [pc, #28]	@ (800a094 <_fstat_r+0x20>)
 800a078:	2300      	movs	r3, #0
 800a07a:	4604      	mov	r4, r0
 800a07c:	4608      	mov	r0, r1
 800a07e:	4611      	mov	r1, r2
 800a080:	602b      	str	r3, [r5, #0]
 800a082:	f7f8 f9a3 	bl	80023cc <_fstat>
 800a086:	1c43      	adds	r3, r0, #1
 800a088:	d102      	bne.n	800a090 <_fstat_r+0x1c>
 800a08a:	682b      	ldr	r3, [r5, #0]
 800a08c:	b103      	cbz	r3, 800a090 <_fstat_r+0x1c>
 800a08e:	6023      	str	r3, [r4, #0]
 800a090:	bd38      	pop	{r3, r4, r5, pc}
 800a092:	bf00      	nop
 800a094:	2000a9bc 	.word	0x2000a9bc

0800a098 <_isatty_r>:
 800a098:	b538      	push	{r3, r4, r5, lr}
 800a09a:	4d06      	ldr	r5, [pc, #24]	@ (800a0b4 <_isatty_r+0x1c>)
 800a09c:	2300      	movs	r3, #0
 800a09e:	4604      	mov	r4, r0
 800a0a0:	4608      	mov	r0, r1
 800a0a2:	602b      	str	r3, [r5, #0]
 800a0a4:	f7f8 f9a2 	bl	80023ec <_isatty>
 800a0a8:	1c43      	adds	r3, r0, #1
 800a0aa:	d102      	bne.n	800a0b2 <_isatty_r+0x1a>
 800a0ac:	682b      	ldr	r3, [r5, #0]
 800a0ae:	b103      	cbz	r3, 800a0b2 <_isatty_r+0x1a>
 800a0b0:	6023      	str	r3, [r4, #0]
 800a0b2:	bd38      	pop	{r3, r4, r5, pc}
 800a0b4:	2000a9bc 	.word	0x2000a9bc

0800a0b8 <sqrtf>:
 800a0b8:	b508      	push	{r3, lr}
 800a0ba:	ed2d 8b02 	vpush	{d8}
 800a0be:	eeb0 8a40 	vmov.f32	s16, s0
 800a0c2:	f000 f817 	bl	800a0f4 <__ieee754_sqrtf>
 800a0c6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ce:	d60c      	bvs.n	800a0ea <sqrtf+0x32>
 800a0d0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a0f0 <sqrtf+0x38>
 800a0d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a0d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0dc:	d505      	bpl.n	800a0ea <sqrtf+0x32>
 800a0de:	f7fd ff73 	bl	8007fc8 <__errno>
 800a0e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a0e6:	2321      	movs	r3, #33	@ 0x21
 800a0e8:	6003      	str	r3, [r0, #0]
 800a0ea:	ecbd 8b02 	vpop	{d8}
 800a0ee:	bd08      	pop	{r3, pc}
 800a0f0:	00000000 	.word	0x00000000

0800a0f4 <__ieee754_sqrtf>:
 800a0f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a0f8:	4770      	bx	lr
	...

0800a0fc <_init>:
 800a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fe:	bf00      	nop
 800a100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a102:	bc08      	pop	{r3}
 800a104:	469e      	mov	lr, r3
 800a106:	4770      	bx	lr

0800a108 <_fini>:
 800a108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10a:	bf00      	nop
 800a10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a10e:	bc08      	pop	{r3}
 800a110:	469e      	mov	lr, r3
 800a112:	4770      	bx	lr
