$date
	Wed Jul 23 20:02:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_contador_universal $end
$var wire 1 ! terminal_count_out $end
$var wire 4 " q_out [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ count_up_in $end
$var reg 1 % counter_enable_in $end
$var reg 4 & d_in [3:0] $end
$var reg 1 ' load_in $end
$var reg 1 ( out_enable_in $end
$var reg 1 ) rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 * clk_edge_in $end
$var wire 1 $ count_up_in $end
$var wire 1 % counter_enable_in $end
$var wire 4 + d_in [3:0] $end
$var wire 1 ' load_in $end
$var wire 1 ( out_enable_in $end
$var wire 1 ) rst $end
$var wire 4 , r_next [3:0] $end
$var wire 4 - q_out [3:0] $end
$var reg 4 . r_load [3:0] $end
$var reg 4 / r_reg [3:0] $end
$var reg 1 ! terminal_count_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b1111 .
b0 -
b1 ,
b0 +
z*
x)
1(
0'
b0 &
1%
1$
0#
b0 "
x!
$end
#10000
b10 ,
b1 "
b1 -
b1 /
1#
#20000
0#
#30000
b11 ,
b10 "
b10 -
b10 /
1#
#40000
0#
#50000
b100 ,
b11 "
b11 -
b11 /
1#
#60000
b1 ,
b0 "
b0 -
0!
b0 /
0#
1)
#70000
1#
#75000
0)
#80000
0#
#90000
b10 ,
b1 "
b1 -
b1 /
1#
#95000
b1010 &
b1010 +
1'
#100000
0#
#110000
b1011 ,
b1010 "
b1010 -
b1010 .
b1010 /
1#
#115000
0'
#120000
0#
#130000
b1100 ,
b1011 "
b1011 -
b1011 /
1#
#140000
0#
#150000
b1101 ,
b1100 "
b1100 -
b1100 /
1#
#160000
0#
#170000
b1110 ,
b1101 "
b1101 -
b1101 /
1#
#180000
0#
#190000
b1111 ,
b1110 "
b1110 -
b1110 /
1#
#195000
b1101 ,
0$
#200000
0#
#210000
b1100 ,
b1101 "
b1101 -
b1101 /
1#
#220000
0#
#230000
b1011 ,
b1100 "
b1100 -
b1100 /
1#
#240000
0#
#250000
b1010 ,
b1011 "
b1011 -
b1011 /
1#
#255000
