{"_id": "51630d09271846027f98197a", "categories": {"audience": [{"fullname": "Healthcare Industry", "fullpath": "Intended Audience :: by Industry or Sector :: Healthcare Industry", "id": 362, "shortname": "healthcareindustry"}, {"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Education", "fullpath": "Intended Audience :: by Industry or Sector :: Education", "id": 360, "shortname": "education"}, {"fullname": "Telecommunications Industry", "fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "id": 368, "shortname": "telecommunications"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "1 - Planning", "fullpath": "Development Status :: 1 - Planning", "id": 7, "shortname": "planning"}], "environment": [{"fullname": "Tk", "fullpath": "User Interface :: Toolkits/Libraries :: Tk", "id": 478, "shortname": "ui_tk"}], "language": [{"fullname": "C", "fullpath": "Programming Language :: C", "id": 164, "shortname": "c"}, {"fullname": "Tcl", "fullpath": "Programming Language :: Tcl", "id": 182, "shortname": "tcl"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}, {"fullname": "IDL", "fullpath": "Programming Language :: IDL", "id": 624, "shortname": "idl"}], "license": [{"fullname": "GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "id": 16, "shortname": "lgpl"}], "os": [{"fullname": "Linux", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "id": 201, "shortname": "linux"}, {"fullname": "FreeBSD", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: FreeBSD", "id": 203, "shortname": "freebsd"}, {"fullname": "32-bit MS Windows (NT/2000/XP)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "id": 219, "shortname": "winnt"}], "topic": [{"fullname": "MSN Messenger", "fullpath": "Topic :: Communications :: Chat :: MSN Messenger", "id": 574, "shortname": "msn_messenger"}, {"fullname": "Email", "fullpath": "Topic :: Communications :: Email", "id": 28, "shortname": "email"}, {"fullname": "Window Managers", "fullpath": "Topic :: Desktop Environment :: Window Managers", "id": 56, "shortname": "windowmanagers"}], "translation": [{"fullname": "English", "fullpath": "Translations :: English", "id": 275, "shortname": "english"}, {"fullname": "Chinese (Simplified)", "fullpath": "Translations :: Chinese (Simplified)", "id": 382, "shortname": "chinesesimplified"}]}, "creation_date": "2006-07-25", "developers": [{"name": "scicoshdl", "url": "http://sourceforge.net/u/scicoshdl/", "username": "scicoshdl"}], "external_homepage": "http://scicoshdl.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "scicosHDL", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [{"caption": "simulation", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/83038.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/83038.jpg"}, {"caption": "circuit diagram", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/82944.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/82944.jpg"}, {"caption": "synthesized 74138' HDL generated by Scicos HDL by Synplify", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/82948.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/82948.jpg"}, {"caption": "D trigget synthesizedby by Synplify", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/82952.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/82952.jpg"}, {"caption": "Peripheral circuit of single chip synthesize  by Synplify", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/82950.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/82950.jpg"}, {"caption": "4-bit-couter", "thumbnail_url": "http://sourceforge.net/p/scicoshdl/screenshot/83034.jpg/thumb", "url": "http://sourceforge.net/p/scicoshdl/screenshot/83034.jpg"}], "short_description": "Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. ZhangDong & KangCai", "shortname": "scicoshdl", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 173123}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}], "url": "http://sourceforge.net/p/scicoshdl/", "video_url": ""}
