(footprint "SOD-723" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0) (tstamp 6407ba1723ce4d48870c84de)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp bd3b668d-41b1-4eed-8d4c-08940a80fe79)
  )
  (fp_text value "SOD-723" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 7dcf6b63-57e0-40b2-b96b-61183d841ee1)
  )
  (fp_poly (pts
      (xy -0.9 0.33)
      (xy -0.9 -0.33)
      (xy -0.775 -0.33)
      (xy -0.775 -0.55)
      (xy 0.775 -0.55)
      (xy 0.775 -0.33)
      (xy 0.9 -0.33)
      (xy 0.9 0.33)
      (xy 0.775 0.33)
      (xy 0.775 0.55)
      (xy -0.775 0.55)
      (xy -0.775 0.33)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 63305b4d-b23a-4c23-bdf6-401db16a7f87))
  (fp_text user ">NAME" (at 0.12 -1.51 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp eee00cc8-316d-4409-9ff5-22ead6e23564)
  )
  (fp_text user ">VALUE" (at 0.12 -0.67 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 941173a7-acc3-4f7f-bd54-e420ae6d986a)
  )
  (fp_line (start -0.525 -0.4) (end -0.1 -0.4) (layer "F.SilkS") (width 0.127) (tstamp ce648609-f880-436e-8bf6-b42abedfb523))
  (fp_line (start -0.1 -0.4) (end 0.525 -0.4) (layer "F.SilkS") (width 0.127) (tstamp 04a1bed1-21ab-4fc8-a76c-58db46e914c3))
  (fp_line (start -0.525 0.4) (end -0.1 0.4) (layer "F.SilkS") (width 0.127) (tstamp 438bc991-bd29-4151-b4ab-f6c6394ca152))
  (fp_line (start -0.1 0.4) (end 0.525 0.4) (layer "F.SilkS") (width 0.127) (tstamp 4344f7f8-e282-4ced-9f79-5b2482647838))
  (fp_line (start -0.1 -0.4) (end -0.1 0.4) (layer "F.SilkS") (width 0.127) (tstamp 235fcf3c-8a3e-45d0-8bdc-db8cc98bf487))
  (pad "CATHODE" smd rect (at -0.55 0) (size 0.5 0.45) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 4949a0d4-1004-4471-b695-a6b26013b024))
  (pad "ANODE" smd rect (at 0.55 0) (size 0.5 0.45) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 1b32e122-7025-46b8-9f0d-6e4156b2353c))
)
