
Guntroller V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f9c4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800fb68  0800fb68  00010b68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fffc  0800fffc  000122e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fffc  0800fffc  00010ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010004  08010004  000122e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010004  08010004  00011004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010008  08010008  00011008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  20000000  0801000c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c78  200002e8  080102f4  000122e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f60  080102f4  00012f60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000122e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012cec  00000000  00000000  00012318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bc  00000000  00000000  00025004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  000284c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c55  00000000  00000000  00029510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9f7  00000000  00000000  0002a165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016577  00000000  00000000  00044b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098204  00000000  00000000  0005b0d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f32d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005800  00000000  00000000  000f331c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000f8b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e8 	.word	0x200002e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fb4c 	.word	0x0800fb4c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ec 	.word	0x200002ec
 80001dc:	0800fb4c 	.word	0x0800fb4c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MPU6050_init>:

float Ax, Ay, Az, Gx, Gy, Gz;


void MPU6050_init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af04      	add	r7, sp, #16
    uint8_t check, data;

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8001036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800103a:	9302      	str	r3, [sp, #8]
 800103c:	2301      	movs	r3, #1
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	1dfb      	adds	r3, r7, #7
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2301      	movs	r3, #1
 8001046:	2275      	movs	r2, #117	@ 0x75
 8001048:	21d0      	movs	r1, #208	@ 0xd0
 800104a:	482c      	ldr	r0, [pc, #176]	@ (80010fc <MPU6050_init+0xcc>)
 800104c:	f002 f946 	bl	80032dc <HAL_I2C_Mem_Read>

    if (check == 104)
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b68      	cmp	r3, #104	@ 0x68
 8001054:	d14d      	bne.n	80010f2 <MPU6050_init+0xc2>
    {
        data = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800105a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105e:	9302      	str	r3, [sp, #8]
 8001060:	2301      	movs	r3, #1
 8001062:	9301      	str	r3, [sp, #4]
 8001064:	1dbb      	adds	r3, r7, #6
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2301      	movs	r3, #1
 800106a:	226b      	movs	r2, #107	@ 0x6b
 800106c:	21d0      	movs	r1, #208	@ 0xd0
 800106e:	4823      	ldr	r0, [pc, #140]	@ (80010fc <MPU6050_init+0xcc>)
 8001070:	f002 f83a 	bl	80030e8 <HAL_I2C_Mem_Write>
        HAL_Delay(100);
 8001074:	2064      	movs	r0, #100	@ 0x64
 8001076:	f000 fe05 	bl	8001c84 <HAL_Delay>

        data = 0x07;
 800107a:	2307      	movs	r3, #7
 800107c:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 800107e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1dbb      	adds	r3, r7, #6
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	2219      	movs	r2, #25
 8001090:	21d0      	movs	r1, #208	@ 0xd0
 8001092:	481a      	ldr	r0, [pc, #104]	@ (80010fc <MPU6050_init+0xcc>)
 8001094:	f002 f828 	bl	80030e8 <HAL_I2C_Mem_Write>

        data = 0x00;
 8001098:	2300      	movs	r3, #0
 800109a:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 800109c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	1dbb      	adds	r3, r7, #6
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	221c      	movs	r2, #28
 80010ae:	21d0      	movs	r1, #208	@ 0xd0
 80010b0:	4812      	ldr	r0, [pc, #72]	@ (80010fc <MPU6050_init+0xcc>)
 80010b2:	f002 f819 	bl	80030e8 <HAL_I2C_Mem_Write>

        data = 0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 80010ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1dbb      	adds	r3, r7, #6
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	221b      	movs	r2, #27
 80010cc:	21d0      	movs	r1, #208	@ 0xd0
 80010ce:	480b      	ldr	r0, [pc, #44]	@ (80010fc <MPU6050_init+0xcc>)
 80010d0:	f002 f80a 	bl	80030e8 <HAL_I2C_Mem_Write>

        data = 0x03;
 80010d4:	2303      	movs	r3, #3
 80010d6:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1A, 1, &data, 1, 1000);
 80010d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1dbb      	adds	r3, r7, #6
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	221a      	movs	r2, #26
 80010ea:	21d0      	movs	r1, #208	@ 0xd0
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <MPU6050_init+0xcc>)
 80010ee:	f001 fffb 	bl	80030e8 <HAL_I2C_Mem_Write>

    }
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000380 	.word	0x20000380

08001100 <MPU6050_Read_Values>:

void MPU6050_Read_Values(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af02      	add	r7, sp, #8

    HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, DMA_Buffer, 14);
 8001106:	230e      	movs	r3, #14
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <MPU6050_Read_Values+0x20>)
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	223b      	movs	r2, #59	@ 0x3b
 8001112:	21d0      	movs	r1, #208	@ 0xd0
 8001114:	4803      	ldr	r0, [pc, #12]	@ (8001124 <MPU6050_Read_Values+0x24>)
 8001116:	f002 fb13 	bl	8003740 <HAL_I2C_Mem_Read_DMA>

}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000310 	.word	0x20000310
 8001124:	20000380 	.word	0x20000380

08001128 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a74      	ldr	r2, [pc, #464]	@ (8001308 <HAL_I2C_MemRxCpltCallback+0x1e0>)
 8001136:	4293      	cmp	r3, r2
 8001138:	f040 80db 	bne.w	80012f2 <HAL_I2C_MemRxCpltCallback+0x1ca>
    {
    Accel_X_RAW = (int16_t)(DMA_Buffer[0] << 8 | DMA_Buffer[1]);
 800113c:	4b73      	ldr	r3, [pc, #460]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b21b      	sxth	r3, r3
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	4b71      	ldr	r3, [pc, #452]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001148:	785b      	ldrb	r3, [r3, #1]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21a      	sxth	r2, r3
 8001150:	4b6f      	ldr	r3, [pc, #444]	@ (8001310 <HAL_I2C_MemRxCpltCallback+0x1e8>)
 8001152:	801a      	strh	r2, [r3, #0]
    Accel_Y_RAW = (int16_t)(DMA_Buffer[2] << 8 | DMA_Buffer[3]);
 8001154:	4b6d      	ldr	r3, [pc, #436]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001156:	789b      	ldrb	r3, [r3, #2]
 8001158:	b21b      	sxth	r3, r3
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	4b6b      	ldr	r3, [pc, #428]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001160:	78db      	ldrb	r3, [r3, #3]
 8001162:	b21b      	sxth	r3, r3
 8001164:	4313      	orrs	r3, r2
 8001166:	b21a      	sxth	r2, r3
 8001168:	4b6a      	ldr	r3, [pc, #424]	@ (8001314 <HAL_I2C_MemRxCpltCallback+0x1ec>)
 800116a:	801a      	strh	r2, [r3, #0]
    Accel_Z_RAW = (int16_t)(DMA_Buffer[4] << 8 | DMA_Buffer[5]);
 800116c:	4b67      	ldr	r3, [pc, #412]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800116e:	791b      	ldrb	r3, [r3, #4]
 8001170:	b21b      	sxth	r3, r3
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21a      	sxth	r2, r3
 8001176:	4b65      	ldr	r3, [pc, #404]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001178:	795b      	ldrb	r3, [r3, #5]
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b65      	ldr	r3, [pc, #404]	@ (8001318 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8001182:	801a      	strh	r2, [r3, #0]
    Gyro_X_RAW = (int16_t)(DMA_Buffer[8] << 8 | DMA_Buffer[9]);
 8001184:	4b61      	ldr	r3, [pc, #388]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001186:	7a1b      	ldrb	r3, [r3, #8]
 8001188:	b21b      	sxth	r3, r3
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21a      	sxth	r2, r3
 800118e:	4b5f      	ldr	r3, [pc, #380]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001190:	7a5b      	ldrb	r3, [r3, #9]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	4b60      	ldr	r3, [pc, #384]	@ (800131c <HAL_I2C_MemRxCpltCallback+0x1f4>)
 800119a:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(DMA_Buffer[10] << 8 | DMA_Buffer[11]);
 800119c:	4b5b      	ldr	r3, [pc, #364]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800119e:	7a9b      	ldrb	r3, [r3, #10]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	4b59      	ldr	r3, [pc, #356]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011a8:	7adb      	ldrb	r3, [r3, #11]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21a      	sxth	r2, r3
 80011b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001320 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 80011b2:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(DMA_Buffer[12] << 8 | DMA_Buffer[13]);
 80011b4:	4b55      	ldr	r3, [pc, #340]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011b6:	7b1b      	ldrb	r3, [r3, #12]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	4b53      	ldr	r3, [pc, #332]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011c0:	7b5b      	ldrb	r3, [r3, #13]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b56      	ldr	r3, [pc, #344]	@ (8001324 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 80011ca:	801a      	strh	r2, [r3, #0]

    Ax = Accel_X_RAW * 100.0 / 16384.0;
 80011cc:	4b50      	ldr	r3, [pc, #320]	@ (8001310 <HAL_I2C_MemRxCpltCallback+0x1e8>)
 80011ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9ae 	bl	8000534 <__aeabi_i2d>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b52      	ldr	r3, [pc, #328]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 80011de:	f7ff fa13 	bl	8000608 <__aeabi_dmul>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	4b4f      	ldr	r3, [pc, #316]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 80011f0:	f7ff fb34 	bl	800085c <__aeabi_ddiv>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4610      	mov	r0, r2
 80011fa:	4619      	mov	r1, r3
 80011fc:	f7ff fcfc 	bl	8000bf8 <__aeabi_d2f>
 8001200:	4603      	mov	r3, r0
 8001202:	4a4b      	ldr	r2, [pc, #300]	@ (8001330 <HAL_I2C_MemRxCpltCallback+0x208>)
 8001204:	6013      	str	r3, [r2, #0]
    Ay = Accel_Y_RAW * 100.0 / 16384.0;
 8001206:	4b43      	ldr	r3, [pc, #268]	@ (8001314 <HAL_I2C_MemRxCpltCallback+0x1ec>)
 8001208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f991 	bl	8000534 <__aeabi_i2d>
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b44      	ldr	r3, [pc, #272]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 8001218:	f7ff f9f6 	bl	8000608 <__aeabi_dmul>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b40      	ldr	r3, [pc, #256]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 800122a:	f7ff fb17 	bl	800085c <__aeabi_ddiv>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fcdf 	bl	8000bf8 <__aeabi_d2f>
 800123a:	4603      	mov	r3, r0
 800123c:	4a3d      	ldr	r2, [pc, #244]	@ (8001334 <HAL_I2C_MemRxCpltCallback+0x20c>)
 800123e:	6013      	str	r3, [r2, #0]
    Az = Accel_Z_RAW * 100.0 / 16384.0;
 8001240:	4b35      	ldr	r3, [pc, #212]	@ (8001318 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8001242:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f974 	bl	8000534 <__aeabi_i2d>
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b35      	ldr	r3, [pc, #212]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 8001252:	f7ff f9d9 	bl	8000608 <__aeabi_dmul>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	4b32      	ldr	r3, [pc, #200]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 8001264:	f7ff fafa 	bl	800085c <__aeabi_ddiv>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f7ff fcc2 	bl	8000bf8 <__aeabi_d2f>
 8001274:	4603      	mov	r3, r0
 8001276:	4a30      	ldr	r2, [pc, #192]	@ (8001338 <HAL_I2C_MemRxCpltCallback+0x210>)
 8001278:	6013      	str	r3, [r2, #0]
    Gx = Gyro_X_RAW / 131.0;
 800127a:	4b28      	ldr	r3, [pc, #160]	@ (800131c <HAL_I2C_MemRxCpltCallback+0x1f4>)
 800127c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f957 	bl	8000534 <__aeabi_i2d>
 8001286:	a31e      	add	r3, pc, #120	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff fae6 	bl	800085c <__aeabi_ddiv>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4610      	mov	r0, r2
 8001296:	4619      	mov	r1, r3
 8001298:	f7ff fcae 	bl	8000bf8 <__aeabi_d2f>
 800129c:	4603      	mov	r3, r0
 800129e:	4a27      	ldr	r2, [pc, #156]	@ (800133c <HAL_I2C_MemRxCpltCallback+0x214>)
 80012a0:	6013      	str	r3, [r2, #0]
    Gy = Gyro_Y_RAW / 131.0;
 80012a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 80012a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f943 	bl	8000534 <__aeabi_i2d>
 80012ae:	a314      	add	r3, pc, #80	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff fad2 	bl	800085c <__aeabi_ddiv>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc9a 	bl	8000bf8 <__aeabi_d2f>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001340 <HAL_I2C_MemRxCpltCallback+0x218>)
 80012c8:	6013      	str	r3, [r2, #0]
    Gz = Gyro_Z_RAW / 131.0;
 80012ca:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 80012cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f92f 	bl	8000534 <__aeabi_i2d>
 80012d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fabe 	bl	800085c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fc86 	bl	8000bf8 <__aeabi_d2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4a15      	ldr	r2, [pc, #84]	@ (8001344 <HAL_I2C_MemRxCpltCallback+0x21c>)
 80012f0:	6013      	str	r3, [r2, #0]
    }
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	f3af 8000 	nop.w
 8001300:	00000000 	.word	0x00000000
 8001304:	40606000 	.word	0x40606000
 8001308:	40005400 	.word	0x40005400
 800130c:	20000310 	.word	0x20000310
 8001310:	20000304 	.word	0x20000304
 8001314:	20000306 	.word	0x20000306
 8001318:	20000308 	.word	0x20000308
 800131c:	2000030a 	.word	0x2000030a
 8001320:	2000030c 	.word	0x2000030c
 8001324:	2000030e 	.word	0x2000030e
 8001328:	40590000 	.word	0x40590000
 800132c:	40d00000 	.word	0x40d00000
 8001330:	20000320 	.word	0x20000320
 8001334:	20000324 	.word	0x20000324
 8001338:	20000328 	.word	0x20000328
 800133c:	2000032c 	.word	0x2000032c
 8001340:	20000330 	.word	0x20000330
 8001344:	20000334 	.word	0x20000334

08001348 <sendMouseMovement>:
    int8_t xMovement;      // Signed 8-bit relative movement (change since last report)
    int8_t yMovement;// Signed 8-bit relative movement (change since last report)
    int8_t scroll;
} mouseReport;

void sendMouseMovement(int8_t x, int8_t y, uint8_t buttons) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
 8001352:	460b      	mov	r3, r1
 8001354:	71bb      	strb	r3, [r7, #6]
 8001356:	4613      	mov	r3, r2
 8001358:	717b      	strb	r3, [r7, #5]
    mouseReport report_data;

    report_data.reportID = 0x02; // Use your actual Mouse Report ID
 800135a:	2302      	movs	r3, #2
 800135c:	723b      	strb	r3, [r7, #8]
    report_data.buttonStatus = buttons;
 800135e:	797b      	ldrb	r3, [r7, #5]
 8001360:	727b      	strb	r3, [r7, #9]
    report_data.xMovement = x;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	72bb      	strb	r3, [r7, #10]
    report_data.yMovement = y;
 8001366:	79bb      	ldrb	r3, [r7, #6]
 8001368:	72fb      	strb	r3, [r7, #11]
    report_data.scroll = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	733b      	strb	r3, [r7, #12]

    // This function requires the extern-declared hUsbDeviceFS handle
    USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report_data, sizeof(mouseReport));
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	2205      	movs	r2, #5
 8001374:	4619      	mov	r1, r3
 8001376:	4803      	ldr	r0, [pc, #12]	@ (8001384 <sendMouseMovement+0x3c>)
 8001378:	f008 f8b2 	bl	80094e0 <USBD_HID_SendReport>
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000440 	.word	0x20000440

08001388 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800138e:	f000 fc07 	bl	8001ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001392:	f000 f871 	bl	8001478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001396:	f000 f977 	bl	8001688 <MX_GPIO_Init>
  MX_DMA_Init();
 800139a:	f000 f955 	bl	8001648 <MX_DMA_Init>
  MX_ADC1_Init();
 800139e:	f000 f8d3 	bl	8001548 <MX_ADC1_Init>
  MX_I2C1_Init();
 80013a2:	f000 f923 	bl	80015ec <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80013a6:	f009 fc3d 	bl	800ac24 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_init();
 80013aa:	f7ff fe41 	bl	8001030 <MPU6050_init>
  extern float Gy, Gz;
  float sens = 5;
 80013ae:	4b2f      	ldr	r3, [pc, #188]	@ (800146c <main+0xe4>)
 80013b0:	60fb      	str	r3, [r7, #12]
  float deadZone = 0.5;
 80013b2:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80013b6:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Read_Values();
 80013b8:	f7ff fea2 	bl	8001100 <MPU6050_Read_Values>

	  float current_Gz = Gz / sens;
 80013bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001470 <main+0xe8>)
 80013be:	edd3 6a00 	vldr	s13, [r3]
 80013c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80013c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ca:	edc7 7a05 	vstr	s15, [r7, #20]
	  float current_Gy = Gy / sens;
 80013ce:	4b29      	ldr	r3, [pc, #164]	@ (8001474 <main+0xec>)
 80013d0:	edd3 6a00 	vldr	s13, [r3]
 80013d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80013d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013dc:	edc7 7a04 	vstr	s15, [r7, #16]
	  if (current_Gz <= deadZone && current_Gz >= -deadZone){
 80013e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80013e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f0:	d80d      	bhi.n	800140e <main+0x86>
 80013f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80013f6:	eef1 7a67 	vneg.f32	s15, s15
 80013fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80013fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001406:	db02      	blt.n	800140e <main+0x86>
		  current_Gz = 0;
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
	  }
	  if (current_Gy <= deadZone && current_Gy >= -deadZone){
 800140e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001412:	edd7 7a02 	vldr	s15, [r7, #8]
 8001416:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800141a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141e:	d80d      	bhi.n	800143c <main+0xb4>
 8001420:	edd7 7a02 	vldr	s15, [r7, #8]
 8001424:	eef1 7a67 	vneg.f32	s15, s15
 8001428:	ed97 7a04 	vldr	s14, [r7, #16]
 800142c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	db02      	blt.n	800143c <main+0xb4>
		  current_Gy = 0;
 8001436:	f04f 0300 	mov.w	r3, #0
 800143a:	613b      	str	r3, [r7, #16]
	  	  }

	  sendMouseMovement(-current_Gz, current_Gy, 0);
 800143c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001440:	eef1 7a67 	vneg.f32	s15, s15
 8001444:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001448:	edc7 7a01 	vstr	s15, [r7, #4]
 800144c:	793b      	ldrb	r3, [r7, #4]
 800144e:	b25b      	sxtb	r3, r3
 8001450:	edd7 7a04 	vldr	s15, [r7, #16]
 8001454:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001458:	edc7 7a01 	vstr	s15, [r7, #4]
 800145c:	793a      	ldrb	r2, [r7, #4]
 800145e:	b251      	sxtb	r1, r2
 8001460:	2200      	movs	r2, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff70 	bl	8001348 <sendMouseMovement>
  {
 8001468:	e7a6      	b.n	80013b8 <main+0x30>
 800146a:	bf00      	nop
 800146c:	40a00000 	.word	0x40a00000
 8001470:	20000334 	.word	0x20000334
 8001474:	20000330 	.word	0x20000330

08001478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b094      	sub	sp, #80	@ 0x50
 800147c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	2230      	movs	r2, #48	@ 0x30
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f00a ff85 	bl	800c396 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	4b27      	ldr	r3, [pc, #156]	@ (8001540 <SystemClock_Config+0xc8>)
 80014a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a4:	4a26      	ldr	r2, [pc, #152]	@ (8001540 <SystemClock_Config+0xc8>)
 80014a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ac:	4b24      	ldr	r3, [pc, #144]	@ (8001540 <SystemClock_Config+0xc8>)
 80014ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b8:	2300      	movs	r3, #0
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	4b21      	ldr	r3, [pc, #132]	@ (8001544 <SystemClock_Config+0xcc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a20      	ldr	r2, [pc, #128]	@ (8001544 <SystemClock_Config+0xcc>)
 80014c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001544 <SystemClock_Config+0xcc>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d4:	2301      	movs	r3, #1
 80014d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014de:	2302      	movs	r3, #2
 80014e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80014e8:	2319      	movs	r3, #25
 80014ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80014ec:	23c0      	movs	r3, #192	@ 0xc0
 80014ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f0:	2302      	movs	r3, #2
 80014f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014f4:	2304      	movs	r3, #4
 80014f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	f107 0320 	add.w	r3, r7, #32
 80014fc:	4618      	mov	r0, r3
 80014fe:	f005 fea7 	bl	8007250 <HAL_RCC_OscConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001508:	f000 f8f4 	bl	80016f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150c:	230f      	movs	r3, #15
 800150e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	2302      	movs	r3, #2
 8001512:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001522:	f107 030c 	add.w	r3, r7, #12
 8001526:	2103      	movs	r1, #3
 8001528:	4618      	mov	r0, r3
 800152a:	f006 f909 	bl	8007740 <HAL_RCC_ClockConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001534:	f000 f8de 	bl	80016f4 <Error_Handler>
  }
}
 8001538:	bf00      	nop
 800153a:	3750      	adds	r7, #80	@ 0x50
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000

08001548 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800154e:	463b      	mov	r3, r7
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800155a:	4b21      	ldr	r3, [pc, #132]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800155c:	4a21      	ldr	r2, [pc, #132]	@ (80015e4 <MX_ADC1_Init+0x9c>)
 800155e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001560:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001562:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001566:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001574:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001576:	2200      	movs	r2, #0
 8001578:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157a:	4b19      	ldr	r3, [pc, #100]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001588:	4b15      	ldr	r3, [pc, #84]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800158a:	4a17      	ldr	r2, [pc, #92]	@ (80015e8 <MX_ADC1_Init+0xa0>)
 800158c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800158e:	4b14      	ldr	r3, [pc, #80]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <MX_ADC1_Init+0x98>)
 8001596:	2201      	movs	r2, #1
 8001598:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800159a:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <MX_ADC1_Init+0x98>)
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015a8:	480d      	ldr	r0, [pc, #52]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015aa:	f000 fb8f 	bl	8001ccc <HAL_ADC_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015b4:	f000 f89e 	bl	80016f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015b8:	2307      	movs	r3, #7
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_ADC1_Init+0x98>)
 80015ca:	f000 fbc3 	bl	8001d54 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015d4:	f000 f88e 	bl	80016f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000338 	.word	0x20000338
 80015e4:	40012000 	.word	0x40012000
 80015e8:	0f000001 	.word	0x0f000001

080015ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f0:	4b12      	ldr	r3, [pc, #72]	@ (800163c <MX_I2C1_Init+0x50>)
 80015f2:	4a13      	ldr	r2, [pc, #76]	@ (8001640 <MX_I2C1_Init+0x54>)
 80015f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_I2C1_Init+0x50>)
 80015f8:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <MX_I2C1_Init+0x58>)
 80015fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_I2C1_Init+0x50>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_I2C1_Init+0x50>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_I2C1_Init+0x50>)
 800160a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800160e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001610:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161c:	4b07      	ldr	r3, [pc, #28]	@ (800163c <MX_I2C1_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_I2C1_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	@ (800163c <MX_I2C1_Init+0x50>)
 800162a:	f001 fc03 	bl	8002e34 <HAL_I2C_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001634:	f000 f85e 	bl	80016f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000380 	.word	0x20000380
 8001640:	40005400 	.word	0x40005400
 8001644:	00061a80 	.word	0x00061a80

08001648 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <MX_DMA_Init+0x3c>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	4a0b      	ldr	r2, [pc, #44]	@ (8001684 <MX_DMA_Init+0x3c>)
 8001658:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800165c:	6313      	str	r3, [r2, #48]	@ 0x30
 800165e:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <MX_DMA_Init+0x3c>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	200b      	movs	r0, #11
 8001670:	f000 fe79 	bl	8002366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001674:	200b      	movs	r0, #11
 8001676:	f000 fe92 	bl	800239e <HAL_NVIC_EnableIRQ>

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800

08001688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <MX_GPIO_Init+0x68>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a16      	ldr	r2, [pc, #88]	@ (80016f0 <MX_GPIO_Init+0x68>)
 8001698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a0f      	ldr	r2, [pc, #60]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b0d      	ldr	r3, [pc, #52]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a08      	ldr	r2, [pc, #32]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <MX_GPIO_Init+0x68>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016e2:	bf00      	nop
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800

080016f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f8:	b672      	cpsid	i
}
 80016fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <Error_Handler+0x8>

08001700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	4b10      	ldr	r3, [pc, #64]	@ (800174c <HAL_MspInit+0x4c>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170e:	4a0f      	ldr	r2, [pc, #60]	@ (800174c <HAL_MspInit+0x4c>)
 8001710:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001714:	6453      	str	r3, [r2, #68]	@ 0x44
 8001716:	4b0d      	ldr	r3, [pc, #52]	@ (800174c <HAL_MspInit+0x4c>)
 8001718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	603b      	str	r3, [r7, #0]
 8001726:	4b09      	ldr	r3, [pc, #36]	@ (800174c <HAL_MspInit+0x4c>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	4a08      	ldr	r2, [pc, #32]	@ (800174c <HAL_MspInit+0x4c>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001730:	6413      	str	r3, [r2, #64]	@ 0x40
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_MspInit+0x4c>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800

08001750 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	@ 0x28
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a17      	ldr	r2, [pc, #92]	@ (80017cc <HAL_ADC_MspInit+0x7c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d127      	bne.n	80017c2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	4a15      	ldr	r2, [pc, #84]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 800177c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001780:	6453      	str	r3, [r2, #68]	@ 0x44
 8001782:	4b13      	ldr	r3, [pc, #76]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a0e      	ldr	r2, [pc, #56]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <HAL_ADC_MspInit+0x80>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017aa:	2380      	movs	r3, #128	@ 0x80
 80017ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ae:	2303      	movs	r3, #3
 80017b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	4619      	mov	r1, r3
 80017bc:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <HAL_ADC_MspInit+0x84>)
 80017be:	f001 f9b5 	bl	8002b2c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017c2:	bf00      	nop
 80017c4:	3728      	adds	r7, #40	@ 0x28
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40012000 	.word	0x40012000
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020000 	.word	0x40020000

080017d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a38      	ldr	r2, [pc, #224]	@ (80018d8 <HAL_I2C_MspInit+0x100>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d169      	bne.n	80018ce <HAL_I2C_MspInit+0xf6>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b37      	ldr	r3, [pc, #220]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	4a36      	ldr	r2, [pc, #216]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	@ 0x30
 800180a:	4b34      	ldr	r3, [pc, #208]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001816:	23c0      	movs	r3, #192	@ 0xc0
 8001818:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800181a:	2312      	movs	r3, #18
 800181c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800181e:	2301      	movs	r3, #1
 8001820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001826:	2304      	movs	r3, #4
 8001828:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	482b      	ldr	r0, [pc, #172]	@ (80018e0 <HAL_I2C_MspInit+0x108>)
 8001832:	f001 f97b 	bl	8002b2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	4b28      	ldr	r3, [pc, #160]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	4a27      	ldr	r2, [pc, #156]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 8001840:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001844:	6413      	str	r3, [r2, #64]	@ 0x40
 8001846:	4b25      	ldr	r3, [pc, #148]	@ (80018dc <HAL_I2C_MspInit+0x104>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001852:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001854:	4a24      	ldr	r2, [pc, #144]	@ (80018e8 <HAL_I2C_MspInit+0x110>)
 8001856:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 800185a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800185e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001860:	4b20      	ldr	r3, [pc, #128]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001866:	4b1f      	ldr	r3, [pc, #124]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800186c:	4b1d      	ldr	r3, [pc, #116]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 800186e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001872:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001874:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001876:	2200      	movs	r2, #0
 8001878:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001880:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001892:	4814      	ldr	r0, [pc, #80]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 8001894:	f000 fd9e 	bl	80023d4 <HAL_DMA_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800189e:	f7ff ff29 	bl	80016f4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a0f      	ldr	r2, [pc, #60]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 80018a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80018a8:	4a0e      	ldr	r2, [pc, #56]	@ (80018e4 <HAL_I2C_MspInit+0x10c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	201f      	movs	r0, #31
 80018b4:	f000 fd57 	bl	8002366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018b8:	201f      	movs	r0, #31
 80018ba:	f000 fd70 	bl	800239e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	2020      	movs	r0, #32
 80018c4:	f000 fd4f 	bl	8002366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80018c8:	2020      	movs	r0, #32
 80018ca:	f000 fd68 	bl	800239e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018ce:	bf00      	nop
 80018d0:	3728      	adds	r7, #40	@ 0x28
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40005400 	.word	0x40005400
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40020400 	.word	0x40020400
 80018e4:	200003d4 	.word	0x200003d4
 80018e8:	40026010 	.word	0x40026010

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <NMI_Handler+0x4>

080018f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <HardFault_Handler+0x4>

080018fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <MemManage_Handler+0x4>

08001904 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <BusFault_Handler+0x4>

0800190c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <UsageFault_Handler+0x4>

08001914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001942:	f000 f97f 	bl	8001c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001950:	4802      	ldr	r0, [pc, #8]	@ (800195c <DMA1_Stream0_IRQHandler+0x10>)
 8001952:	f000 fe67 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200003d4 	.word	0x200003d4

08001960 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001964:	4802      	ldr	r0, [pc, #8]	@ (8001970 <I2C1_EV_IRQHandler+0x10>)
 8001966:	f002 f87b 	bl	8003a60 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000380 	.word	0x20000380

08001974 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001978:	4802      	ldr	r0, [pc, #8]	@ (8001984 <I2C1_ER_IRQHandler+0x10>)
 800197a:	f002 f9e2 	bl	8003d42 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000380 	.word	0x20000380

08001988 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800198c:	4802      	ldr	r0, [pc, #8]	@ (8001998 <OTG_FS_IRQHandler+0x10>)
 800198e:	f004 fb68 	bl	8006062 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	2000091c 	.word	0x2000091c

0800199c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return 1;
 80019a0:	2301      	movs	r3, #1
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <_kill>:

int _kill(int pid, int sig)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019b6:	f00a fd41 	bl	800c43c <__errno>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2216      	movs	r2, #22
 80019be:	601a      	str	r2, [r3, #0]
  return -1;
 80019c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <_exit>:

void _exit (int status)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff ffe7 	bl	80019ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80019de:	bf00      	nop
 80019e0:	e7fd      	b.n	80019de <_exit+0x12>

080019e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	60f8      	str	r0, [r7, #12]
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	e00a      	b.n	8001a0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f4:	f3af 8000 	nop.w
 80019f8:	4601      	mov	r1, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	60ba      	str	r2, [r7, #8]
 8001a00:	b2ca      	uxtb	r2, r1
 8001a02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3301      	adds	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dbf0      	blt.n	80019f4 <_read+0x12>
  }

  return len;
 8001a12:	687b      	ldr	r3, [r7, #4]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e009      	b.n	8001a42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	1c5a      	adds	r2, r3, #1
 8001a32:	60ba      	str	r2, [r7, #8]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	dbf1      	blt.n	8001a2e <_write+0x12>
  }
  return len;
 8001a4a:	687b      	ldr	r3, [r7, #4]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_close>:

int _close(int file)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a7c:	605a      	str	r2, [r3, #4]
  return 0;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <_isatty>:

int _isatty(int file)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a94:	2301      	movs	r3, #1
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b085      	sub	sp, #20
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	60f8      	str	r0, [r7, #12]
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac4:	4a14      	ldr	r2, [pc, #80]	@ (8001b18 <_sbrk+0x5c>)
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <_sbrk+0x60>)
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad0:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d102      	bne.n	8001ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <_sbrk+0x64>)
 8001ada:	4a12      	ldr	r2, [pc, #72]	@ (8001b24 <_sbrk+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ade:	4b10      	ldr	r3, [pc, #64]	@ (8001b20 <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d207      	bcs.n	8001afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aec:	f00a fca6 	bl	800c43c <__errno>
 8001af0:	4603      	mov	r3, r0
 8001af2:	220c      	movs	r2, #12
 8001af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	e009      	b.n	8001b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b02:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a05      	ldr	r2, [pc, #20]	@ (8001b20 <_sbrk+0x64>)
 8001b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20020000 	.word	0x20020000
 8001b1c:	00000400 	.word	0x00000400
 8001b20:	20000434 	.word	0x20000434
 8001b24:	20000f60 	.word	0x20000f60

08001b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <SystemInit+0x20>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <SystemInit+0x20>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b50:	f7ff ffea 	bl	8001b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b54:	480c      	ldr	r0, [pc, #48]	@ (8001b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b56:	490d      	ldr	r1, [pc, #52]	@ (8001b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b58:	4a0d      	ldr	r2, [pc, #52]	@ (8001b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b5c:	e002      	b.n	8001b64 <LoopCopyDataInit>

08001b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b62:	3304      	adds	r3, #4

08001b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b68:	d3f9      	bcc.n	8001b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b70:	e001      	b.n	8001b76 <LoopFillZerobss>

08001b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b74:	3204      	adds	r2, #4

08001b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b78:	d3fb      	bcc.n	8001b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f00a fc65 	bl	800c448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b7e:	f7ff fc03 	bl	8001388 <main>
  bx  lr    
 8001b82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b8c:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 8001b90:	0801000c 	.word	0x0801000c
  ldr r2, =_sbss
 8001b94:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 8001b98:	20000f60 	.word	0x20000f60

08001b9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b9c:	e7fe      	b.n	8001b9c <ADC_IRQHandler>
	...

08001ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <HAL_Init+0x40>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <HAL_Init+0x40>)
 8001baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <HAL_Init+0x40>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001be0 <HAL_Init+0x40>)
 8001bb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bbc:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <HAL_Init+0x40>)
 8001bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f000 fbc1 	bl	8002350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bce:	200f      	movs	r0, #15
 8001bd0:	f000 f808 	bl	8001be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd4:	f7ff fd94 	bl	8001700 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023c00 	.word	0x40023c00

08001be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <HAL_InitTick+0x54>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <HAL_InitTick+0x58>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 fbd9 	bl	80023ba <HAL_SYSTICK_Config>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00e      	b.n	8001c30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b0f      	cmp	r3, #15
 8001c16:	d80a      	bhi.n	8001c2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f000 fba1 	bl	8002366 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c24:	4a06      	ldr	r2, [pc, #24]	@ (8001c40 <HAL_InitTick+0x5c>)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	20000004 	.word	0x20000004

08001c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x20>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000008 	.word	0x20000008
 8001c68:	20000438 	.word	0x20000438

08001c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetTick+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	20000438 	.word	0x20000438

08001c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff ffee 	bl	8001c6c <HAL_GetTick>
 8001c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9c:	d005      	beq.n	8001caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_Delay+0x44>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001caa:	bf00      	nop
 8001cac:	f7ff ffde 	bl	8001c6c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d8f7      	bhi.n	8001cac <HAL_Delay+0x28>
  {
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000008 	.word	0x20000008

08001ccc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e033      	b.n	8001d4a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d109      	bne.n	8001cfe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fd30 	bl	8001750 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	f003 0310 	and.w	r3, r3, #16
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d118      	bne.n	8001d3c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d12:	f023 0302 	bic.w	r3, r3, #2
 8001d16:	f043 0202 	orr.w	r2, r3, #2
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f94a 	bl	8001fb8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f023 0303 	bic.w	r3, r3, #3
 8001d32:	f043 0201 	orr.w	r2, r3, #1
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d3a:	e001      	b.n	8001d40 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d101      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x1c>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	e113      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x244>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b09      	cmp	r3, #9
 8001d7e:	d925      	bls.n	8001dcc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68d9      	ldr	r1, [r3, #12]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4613      	mov	r3, r2
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4413      	add	r3, r2
 8001d94:	3b1e      	subs	r3, #30
 8001d96:	2207      	movs	r2, #7
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	43da      	mvns	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	400a      	ands	r2, r1
 8001da4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68d9      	ldr	r1, [r3, #12]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	4618      	mov	r0, r3
 8001db8:	4603      	mov	r3, r0
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4403      	add	r3, r0
 8001dbe:	3b1e      	subs	r3, #30
 8001dc0:	409a      	lsls	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	e022      	b.n	8001e12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6919      	ldr	r1, [r3, #16]
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4613      	mov	r3, r2
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	4413      	add	r3, r2
 8001de0:	2207      	movs	r2, #7
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43da      	mvns	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	400a      	ands	r2, r1
 8001dee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6919      	ldr	r1, [r3, #16]
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	689a      	ldr	r2, [r3, #8]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	4618      	mov	r0, r3
 8001e02:	4603      	mov	r3, r0
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4403      	add	r3, r0
 8001e08:	409a      	lsls	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d824      	bhi.n	8001e64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	4613      	mov	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	3b05      	subs	r3, #5
 8001e2c:	221f      	movs	r2, #31
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43da      	mvns	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	400a      	ands	r2, r1
 8001e3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	4618      	mov	r0, r3
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	3b05      	subs	r3, #5
 8001e56:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e62:	e04c      	b.n	8001efe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b0c      	cmp	r3, #12
 8001e6a:	d824      	bhi.n	8001eb6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	4613      	mov	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4413      	add	r3, r2
 8001e7c:	3b23      	subs	r3, #35	@ 0x23
 8001e7e:	221f      	movs	r2, #31
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43da      	mvns	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	400a      	ands	r2, r1
 8001e8c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3b23      	subs	r3, #35	@ 0x23
 8001ea8:	fa00 f203 	lsl.w	r2, r0, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001eb4:	e023      	b.n	8001efe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	3b41      	subs	r3, #65	@ 0x41
 8001ec8:	221f      	movs	r2, #31
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	400a      	ands	r2, r1
 8001ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685a      	ldr	r2, [r3, #4]
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	3b41      	subs	r3, #65	@ 0x41
 8001ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001efe:	4b29      	ldr	r3, [pc, #164]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x250>)
 8001f00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a28      	ldr	r2, [pc, #160]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x254>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d10f      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1d8>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b12      	cmp	r3, #18
 8001f12:	d10b      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x254>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d12b      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x23a>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fac <HAL_ADC_ConfigChannel+0x258>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d003      	beq.n	8001f48 <HAL_ADC_ConfigChannel+0x1f4>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b11      	cmp	r3, #17
 8001f46:	d122      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a11      	ldr	r2, [pc, #68]	@ (8001fac <HAL_ADC_ConfigChannel+0x258>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d111      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f6a:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x25c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a11      	ldr	r2, [pc, #68]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x260>)
 8001f70:	fba2 2303 	umull	r2, r3, r2, r3
 8001f74:	0c9a      	lsrs	r2, r3, #18
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f80:	e002      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3b01      	subs	r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f9      	bne.n	8001f82 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	40012300 	.word	0x40012300
 8001fa8:	40012000 	.word	0x40012000
 8001fac:	10000012 	.word	0x10000012
 8001fb0:	20000000 	.word	0x20000000
 8001fb4:	431bde83 	.word	0x431bde83

08001fb8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fc0:	4b79      	ldr	r3, [pc, #484]	@ (80021a8 <ADC_Init+0x1f0>)
 8001fc2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6859      	ldr	r1, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	021a      	lsls	r2, r3, #8
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	430a      	orrs	r2, r1
 8002000:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6899      	ldr	r1, [r3, #8]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	430a      	orrs	r2, r1
 8002044:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204a:	4a58      	ldr	r2, [pc, #352]	@ (80021ac <ADC_Init+0x1f4>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d022      	beq.n	8002096 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800205e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6899      	ldr	r1, [r3, #8]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	430a      	orrs	r2, r1
 8002070:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002080:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6899      	ldr	r1, [r3, #8]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	e00f      	b.n	80020b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0202 	bic.w	r2, r2, #2
 80020c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6899      	ldr	r1, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	7e1b      	ldrb	r3, [r3, #24]
 80020d0:	005a      	lsls	r2, r3, #1
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01b      	beq.n	800211c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002102:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6859      	ldr	r1, [r3, #4]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210e:	3b01      	subs	r3, #1
 8002110:	035a      	lsls	r2, r3, #13
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	e007      	b.n	800212c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800212a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800213a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	3b01      	subs	r3, #1
 8002148:	051a      	lsls	r2, r3, #20
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6899      	ldr	r1, [r3, #8]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800216e:	025a      	lsls	r2, r3, #9
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002186:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6899      	ldr	r1, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	029a      	lsls	r2, r3, #10
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	609a      	str	r2, [r3, #8]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	40012300 	.word	0x40012300
 80021ac:	0f000001 	.word	0x0f000001

080021b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c0:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <__NVIC_SetPriorityGrouping+0x44>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021cc:	4013      	ands	r3, r2
 80021ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021e2:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <__NVIC_SetPriorityGrouping+0x44>)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	60d3      	str	r3, [r2, #12]
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	e000ed00 	.word	0xe000ed00

080021f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021fc:	4b04      	ldr	r3, [pc, #16]	@ (8002210 <__NVIC_GetPriorityGrouping+0x18>)
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	0a1b      	lsrs	r3, r3, #8
 8002202:	f003 0307 	and.w	r3, r3, #7
}
 8002206:	4618      	mov	r0, r3
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	2b00      	cmp	r3, #0
 8002224:	db0b      	blt.n	800223e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	f003 021f 	and.w	r2, r3, #31
 800222c:	4907      	ldr	r1, [pc, #28]	@ (800224c <__NVIC_EnableIRQ+0x38>)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	2001      	movs	r0, #1
 8002236:	fa00 f202 	lsl.w	r2, r0, r2
 800223a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800223e:	bf00      	nop
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	e000e100 	.word	0xe000e100

08002250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	6039      	str	r1, [r7, #0]
 800225a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800225c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002260:	2b00      	cmp	r3, #0
 8002262:	db0a      	blt.n	800227a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	b2da      	uxtb	r2, r3
 8002268:	490c      	ldr	r1, [pc, #48]	@ (800229c <__NVIC_SetPriority+0x4c>)
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	0112      	lsls	r2, r2, #4
 8002270:	b2d2      	uxtb	r2, r2
 8002272:	440b      	add	r3, r1
 8002274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002278:	e00a      	b.n	8002290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	b2da      	uxtb	r2, r3
 800227e:	4908      	ldr	r1, [pc, #32]	@ (80022a0 <__NVIC_SetPriority+0x50>)
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	f003 030f 	and.w	r3, r3, #15
 8002286:	3b04      	subs	r3, #4
 8002288:	0112      	lsls	r2, r2, #4
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	440b      	add	r3, r1
 800228e:	761a      	strb	r2, [r3, #24]
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000e100 	.word	0xe000e100
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	@ 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f1c3 0307 	rsb	r3, r3, #7
 80022be:	2b04      	cmp	r3, #4
 80022c0:	bf28      	it	cs
 80022c2:	2304      	movcs	r3, #4
 80022c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3304      	adds	r3, #4
 80022ca:	2b06      	cmp	r3, #6
 80022cc:	d902      	bls.n	80022d4 <NVIC_EncodePriority+0x30>
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	3b03      	subs	r3, #3
 80022d2:	e000      	b.n	80022d6 <NVIC_EncodePriority+0x32>
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d8:	f04f 32ff 	mov.w	r2, #4294967295
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	43da      	mvns	r2, r3
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	401a      	ands	r2, r3
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022ec:	f04f 31ff 	mov.w	r1, #4294967295
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
 80022f6:	43d9      	mvns	r1, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022fc:	4313      	orrs	r3, r2
         );
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3724      	adds	r7, #36	@ 0x24
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
	...

0800230c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3b01      	subs	r3, #1
 8002318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800231c:	d301      	bcc.n	8002322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800231e:	2301      	movs	r3, #1
 8002320:	e00f      	b.n	8002342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <SysTick_Config+0x40>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3b01      	subs	r3, #1
 8002328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800232a:	210f      	movs	r1, #15
 800232c:	f04f 30ff 	mov.w	r0, #4294967295
 8002330:	f7ff ff8e 	bl	8002250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002334:	4b05      	ldr	r3, [pc, #20]	@ (800234c <SysTick_Config+0x40>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800233a:	4b04      	ldr	r3, [pc, #16]	@ (800234c <SysTick_Config+0x40>)
 800233c:	2207      	movs	r2, #7
 800233e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	e000e010 	.word	0xe000e010

08002350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff29 	bl	80021b0 <__NVIC_SetPriorityGrouping>
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002366:	b580      	push	{r7, lr}
 8002368:	b086      	sub	sp, #24
 800236a:	af00      	add	r7, sp, #0
 800236c:	4603      	mov	r3, r0
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002378:	f7ff ff3e 	bl	80021f8 <__NVIC_GetPriorityGrouping>
 800237c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	6978      	ldr	r0, [r7, #20]
 8002384:	f7ff ff8e 	bl	80022a4 <NVIC_EncodePriority>
 8002388:	4602      	mov	r2, r0
 800238a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238e:	4611      	mov	r1, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff5d 	bl	8002250 <__NVIC_SetPriority>
}
 8002396:	bf00      	nop
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	4603      	mov	r3, r0
 80023a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff31 	bl	8002214 <__NVIC_EnableIRQ>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff ffa2 	bl	800230c <SysTick_Config>
 80023c8:	4603      	mov	r3, r0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023e0:	f7ff fc44 	bl	8001c6c <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e099      	b.n	8002524 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002410:	e00f      	b.n	8002432 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002412:	f7ff fc2b 	bl	8001c6c <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b05      	cmp	r3, #5
 800241e:	d908      	bls.n	8002432 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2220      	movs	r2, #32
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2203      	movs	r2, #3
 800242a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e078      	b.n	8002524 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1e8      	bne.n	8002412 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	4b38      	ldr	r3, [pc, #224]	@ (800252c <HAL_DMA_Init+0x158>)
 800244c:	4013      	ands	r3, r2
 800244e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800245e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800246a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002476:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	4313      	orrs	r3, r2
 8002482:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002488:	2b04      	cmp	r3, #4
 800248a:	d107      	bne.n	800249c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002494:	4313      	orrs	r3, r2
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	4313      	orrs	r3, r2
 800249a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f023 0307 	bic.w	r3, r3, #7
 80024b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d117      	bne.n	80024f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00e      	beq.n	80024f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 faab 	bl	8002a34 <DMA_CheckFifoParam>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d008      	beq.n	80024f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2240      	movs	r2, #64	@ 0x40
 80024e8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80024f2:	2301      	movs	r3, #1
 80024f4:	e016      	b.n	8002524 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 fa62 	bl	80029c8 <DMA_CalcBaseAndBitshift>
 8002504:	4603      	mov	r3, r0
 8002506:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250c:	223f      	movs	r2, #63	@ 0x3f
 800250e:	409a      	lsls	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	f010803f 	.word	0xf010803f

08002530 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002546:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800254e:	2b01      	cmp	r3, #1
 8002550:	d101      	bne.n	8002556 <HAL_DMA_Start_IT+0x26>
 8002552:	2302      	movs	r3, #2
 8002554:	e040      	b.n	80025d8 <HAL_DMA_Start_IT+0xa8>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2201      	movs	r2, #1
 800255a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b01      	cmp	r3, #1
 8002568:	d12f      	bne.n	80025ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2202      	movs	r2, #2
 800256e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	68b9      	ldr	r1, [r7, #8]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f9f4 	bl	800296c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002588:	223f      	movs	r2, #63	@ 0x3f
 800258a:	409a      	lsls	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0216 	orr.w	r2, r2, #22
 800259e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d007      	beq.n	80025b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0208 	orr.w	r2, r2, #8
 80025b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0201 	orr.w	r2, r2, #1
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	e005      	b.n	80025d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025d2:	2302      	movs	r3, #2
 80025d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d004      	beq.n	80025fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2280      	movs	r2, #128	@ 0x80
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00c      	b.n	8002618 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2205      	movs	r2, #5
 8002602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0201 	bic.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002630:	4b8e      	ldr	r3, [pc, #568]	@ (800286c <HAL_DMA_IRQHandler+0x248>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a8e      	ldr	r2, [pc, #568]	@ (8002870 <HAL_DMA_IRQHandler+0x24c>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0a9b      	lsrs	r3, r3, #10
 800263c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002642:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264e:	2208      	movs	r2, #8
 8002650:	409a      	lsls	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d01a      	beq.n	8002690 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b00      	cmp	r3, #0
 8002666:	d013      	beq.n	8002690 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0204 	bic.w	r2, r2, #4
 8002676:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267c:	2208      	movs	r2, #8
 800267e:	409a      	lsls	r2, r3
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002688:	f043 0201 	orr.w	r2, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002694:	2201      	movs	r2, #1
 8002696:	409a      	lsls	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4013      	ands	r3, r2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d012      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b2:	2201      	movs	r2, #1
 80026b4:	409a      	lsls	r2, r3
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026be:	f043 0202 	orr.w	r2, r3, #2
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ca:	2204      	movs	r2, #4
 80026cc:	409a      	lsls	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d012      	beq.n	80026fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00b      	beq.n	80026fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e8:	2204      	movs	r2, #4
 80026ea:	409a      	lsls	r2, r3
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f4:	f043 0204 	orr.w	r2, r3, #4
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002700:	2210      	movs	r2, #16
 8002702:	409a      	lsls	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4013      	ands	r3, r2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d043      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d03c      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	2210      	movs	r2, #16
 8002720:	409a      	lsls	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d018      	beq.n	8002766 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d108      	bne.n	8002754 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	2b00      	cmp	r3, #0
 8002748:	d024      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
 8002752:	e01f      	b.n	8002794 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01b      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	4798      	blx	r3
 8002764:	e016      	b.n	8002794 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002770:	2b00      	cmp	r3, #0
 8002772:	d107      	bne.n	8002784 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0208 	bic.w	r2, r2, #8
 8002782:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002798:	2220      	movs	r2, #32
 800279a:	409a      	lsls	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 808f 	beq.w	80028c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8087 	beq.w	80028c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	2220      	movs	r2, #32
 80027bc:	409a      	lsls	r2, r3
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b05      	cmp	r3, #5
 80027cc:	d136      	bne.n	800283c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0216 	bic.w	r2, r2, #22
 80027dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695a      	ldr	r2, [r3, #20]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d103      	bne.n	80027fe <HAL_DMA_IRQHandler+0x1da>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d007      	beq.n	800280e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0208 	bic.w	r2, r2, #8
 800280c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	223f      	movs	r2, #63	@ 0x3f
 8002814:	409a      	lsls	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800282e:	2b00      	cmp	r3, #0
 8002830:	d07e      	beq.n	8002930 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	4798      	blx	r3
        }
        return;
 800283a:	e079      	b.n	8002930 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01d      	beq.n	8002886 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10d      	bne.n	8002874 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285c:	2b00      	cmp	r3, #0
 800285e:	d031      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	4798      	blx	r3
 8002868:	e02c      	b.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
 800286a:	bf00      	nop
 800286c:	20000000 	.word	0x20000000
 8002870:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002878:	2b00      	cmp	r3, #0
 800287a:	d023      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	4798      	blx	r3
 8002884:	e01e      	b.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10f      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 0210 	bic.w	r2, r2, #16
 80028a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d032      	beq.n	8002932 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d022      	beq.n	800291e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2205      	movs	r2, #5
 80028dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0201 	bic.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	3301      	adds	r3, #1
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d307      	bcc.n	800290c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f2      	bne.n	80028f0 <HAL_DMA_IRQHandler+0x2cc>
 800290a:	e000      	b.n	800290e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800290c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	4798      	blx	r3
 800292e:	e000      	b.n	8002932 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002930:	bf00      	nop
    }
  }
}
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002946:	b2db      	uxtb	r3, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002988:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b40      	cmp	r3, #64	@ 0x40
 8002998:	d108      	bne.n	80029ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029aa:	e007      	b.n	80029bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	60da      	str	r2, [r3, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	3b10      	subs	r3, #16
 80029d8:	4a14      	ldr	r2, [pc, #80]	@ (8002a2c <DMA_CalcBaseAndBitshift+0x64>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029e2:	4a13      	ldr	r2, [pc, #76]	@ (8002a30 <DMA_CalcBaseAndBitshift+0x68>)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4413      	add	r3, r2
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d909      	bls.n	8002a0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	1d1a      	adds	r2, r3, #4
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a08:	e007      	b.n	8002a1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	aaaaaaab 	.word	0xaaaaaaab
 8002a30:	0800fbc8 	.word	0x0800fbc8

08002a34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d11f      	bne.n	8002a8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d856      	bhi.n	8002b02 <DMA_CheckFifoParam+0xce>
 8002a54:	a201      	add	r2, pc, #4	@ (adr r2, 8002a5c <DMA_CheckFifoParam+0x28>)
 8002a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5a:	bf00      	nop
 8002a5c:	08002a6d 	.word	0x08002a6d
 8002a60:	08002a7f 	.word	0x08002a7f
 8002a64:	08002a6d 	.word	0x08002a6d
 8002a68:	08002b03 	.word	0x08002b03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d046      	beq.n	8002b06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a7c:	e043      	b.n	8002b06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a86:	d140      	bne.n	8002b0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a8c:	e03d      	b.n	8002b0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a96:	d121      	bne.n	8002adc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d837      	bhi.n	8002b0e <DMA_CheckFifoParam+0xda>
 8002a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa4 <DMA_CheckFifoParam+0x70>)
 8002aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002abb 	.word	0x08002abb
 8002aac:	08002ab5 	.word	0x08002ab5
 8002ab0:	08002acd 	.word	0x08002acd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab8:	e030      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d025      	beq.n	8002b12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aca:	e022      	b.n	8002b12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ad4:	d11f      	bne.n	8002b16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ada:	e01c      	b.n	8002b16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d903      	bls.n	8002aea <DMA_CheckFifoParam+0xb6>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d003      	beq.n	8002af0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ae8:	e018      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
      break;
 8002aee:	e015      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
      break;
 8002b00:	e00b      	b.n	8002b1a <DMA_CheckFifoParam+0xe6>
      break;
 8002b02:	bf00      	nop
 8002b04:	e00a      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b06:	bf00      	nop
 8002b08:	e008      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0a:	bf00      	nop
 8002b0c:	e006      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0e:	bf00      	nop
 8002b10:	e004      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b12:	bf00      	nop
 8002b14:	e002      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;   
 8002b16:	bf00      	nop
 8002b18:	e000      	b.n	8002b1c <DMA_CheckFifoParam+0xe8>
      break;
 8002b1a:	bf00      	nop
    }
  } 
  
  return status; 
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	@ 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	e159      	b.n	8002dfc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b48:	2201      	movs	r2, #1
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	f040 8148 	bne.w	8002df6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d005      	beq.n	8002b7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d130      	bne.n	8002be0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d017      	beq.n	8002c1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4013      	ands	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d123      	bne.n	8002c70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	220f      	movs	r2, #15
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	69b9      	ldr	r1, [r7, #24]
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80a2 	beq.w	8002df6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	4b57      	ldr	r3, [pc, #348]	@ (8002e14 <HAL_GPIO_Init+0x2e8>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	4a56      	ldr	r2, [pc, #344]	@ (8002e14 <HAL_GPIO_Init+0x2e8>)
 8002cbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc2:	4b54      	ldr	r3, [pc, #336]	@ (8002e14 <HAL_GPIO_Init+0x2e8>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cce:	4a52      	ldr	r2, [pc, #328]	@ (8002e18 <HAL_GPIO_Init+0x2ec>)
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	089b      	lsrs	r3, r3, #2
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	220f      	movs	r2, #15
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a49      	ldr	r2, [pc, #292]	@ (8002e1c <HAL_GPIO_Init+0x2f0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d019      	beq.n	8002d2e <HAL_GPIO_Init+0x202>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a48      	ldr	r2, [pc, #288]	@ (8002e20 <HAL_GPIO_Init+0x2f4>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d013      	beq.n	8002d2a <HAL_GPIO_Init+0x1fe>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a47      	ldr	r2, [pc, #284]	@ (8002e24 <HAL_GPIO_Init+0x2f8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00d      	beq.n	8002d26 <HAL_GPIO_Init+0x1fa>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a46      	ldr	r2, [pc, #280]	@ (8002e28 <HAL_GPIO_Init+0x2fc>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d007      	beq.n	8002d22 <HAL_GPIO_Init+0x1f6>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a45      	ldr	r2, [pc, #276]	@ (8002e2c <HAL_GPIO_Init+0x300>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d101      	bne.n	8002d1e <HAL_GPIO_Init+0x1f2>
 8002d1a:	2304      	movs	r3, #4
 8002d1c:	e008      	b.n	8002d30 <HAL_GPIO_Init+0x204>
 8002d1e:	2307      	movs	r3, #7
 8002d20:	e006      	b.n	8002d30 <HAL_GPIO_Init+0x204>
 8002d22:	2303      	movs	r3, #3
 8002d24:	e004      	b.n	8002d30 <HAL_GPIO_Init+0x204>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e002      	b.n	8002d30 <HAL_GPIO_Init+0x204>
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e000      	b.n	8002d30 <HAL_GPIO_Init+0x204>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	69fa      	ldr	r2, [r7, #28]
 8002d32:	f002 0203 	and.w	r2, r2, #3
 8002d36:	0092      	lsls	r2, r2, #2
 8002d38:	4093      	lsls	r3, r2
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d40:	4935      	ldr	r1, [pc, #212]	@ (8002e18 <HAL_GPIO_Init+0x2ec>)
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	089b      	lsrs	r3, r3, #2
 8002d46:	3302      	adds	r3, #2
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d4e:	4b38      	ldr	r3, [pc, #224]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	43db      	mvns	r3, r3
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d72:	4a2f      	ldr	r2, [pc, #188]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d78:	4b2d      	ldr	r3, [pc, #180]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4013      	ands	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d9c:	4a24      	ldr	r2, [pc, #144]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002da2:	4b23      	ldr	r3, [pc, #140]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	43db      	mvns	r3, r3
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	4013      	ands	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dcc:	4b18      	ldr	r3, [pc, #96]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002df0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e30 <HAL_GPIO_Init+0x304>)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	61fb      	str	r3, [r7, #28]
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	2b0f      	cmp	r3, #15
 8002e00:	f67f aea2 	bls.w	8002b48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop
 8002e08:	3724      	adds	r7, #36	@ 0x24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40023800 	.word	0x40023800
 8002e18:	40013800 	.word	0x40013800
 8002e1c:	40020000 	.word	0x40020000
 8002e20:	40020400 	.word	0x40020400
 8002e24:	40020800 	.word	0x40020800
 8002e28:	40020c00 	.word	0x40020c00
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40013c00 	.word	0x40013c00

08002e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e12b      	b.n	800309e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7fe fcbc 	bl	80017d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2224      	movs	r2, #36	@ 0x24
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0201 	bic.w	r2, r2, #1
 8002e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e98:	f004 fe0a 	bl	8007ab0 <HAL_RCC_GetPCLK1Freq>
 8002e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	4a81      	ldr	r2, [pc, #516]	@ (80030a8 <HAL_I2C_Init+0x274>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d807      	bhi.n	8002eb8 <HAL_I2C_Init+0x84>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a80      	ldr	r2, [pc, #512]	@ (80030ac <HAL_I2C_Init+0x278>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bf94      	ite	ls
 8002eb0:	2301      	movls	r3, #1
 8002eb2:	2300      	movhi	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	e006      	b.n	8002ec6 <HAL_I2C_Init+0x92>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4a7d      	ldr	r2, [pc, #500]	@ (80030b0 <HAL_I2C_Init+0x27c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	bf94      	ite	ls
 8002ec0:	2301      	movls	r3, #1
 8002ec2:	2300      	movhi	r3, #0
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e0e7      	b.n	800309e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	4a78      	ldr	r2, [pc, #480]	@ (80030b4 <HAL_I2C_Init+0x280>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	0c9b      	lsrs	r3, r3, #18
 8002ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a6a      	ldr	r2, [pc, #424]	@ (80030a8 <HAL_I2C_Init+0x274>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d802      	bhi.n	8002f08 <HAL_I2C_Init+0xd4>
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3301      	adds	r3, #1
 8002f06:	e009      	b.n	8002f1c <HAL_I2C_Init+0xe8>
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f0e:	fb02 f303 	mul.w	r3, r2, r3
 8002f12:	4a69      	ldr	r2, [pc, #420]	@ (80030b8 <HAL_I2C_Init+0x284>)
 8002f14:	fba2 2303 	umull	r2, r3, r2, r3
 8002f18:	099b      	lsrs	r3, r3, #6
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	430b      	orrs	r3, r1
 8002f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	495c      	ldr	r1, [pc, #368]	@ (80030a8 <HAL_I2C_Init+0x274>)
 8002f38:	428b      	cmp	r3, r1
 8002f3a:	d819      	bhi.n	8002f70 <HAL_I2C_Init+0x13c>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1e59      	subs	r1, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f4a:	1c59      	adds	r1, r3, #1
 8002f4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f50:	400b      	ands	r3, r1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <HAL_I2C_Init+0x138>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e59      	subs	r1, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6a:	e051      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002f6c:	2304      	movs	r3, #4
 8002f6e:	e04f      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d111      	bne.n	8002f9c <HAL_I2C_Init+0x168>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1e58      	subs	r0, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	440b      	add	r3, r1
 8002f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	bf0c      	ite	eq
 8002f94:	2301      	moveq	r3, #1
 8002f96:	2300      	movne	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	e012      	b.n	8002fc2 <HAL_I2C_Init+0x18e>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1e58      	subs	r0, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6859      	ldr	r1, [r3, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	0099      	lsls	r1, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_I2C_Init+0x196>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e022      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10e      	bne.n	8002ff0 <HAL_I2C_Init+0x1bc>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1e58      	subs	r0, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6859      	ldr	r1, [r3, #4]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	440b      	add	r3, r1
 8002fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fee:	e00f      	b.n	8003010 <HAL_I2C_Init+0x1dc>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	0099      	lsls	r1, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	fbb0 f3f3 	udiv	r3, r0, r3
 8003006:	3301      	adds	r3, #1
 8003008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	6809      	ldr	r1, [r1, #0]
 8003014:	4313      	orrs	r3, r2
 8003016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69da      	ldr	r2, [r3, #28]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800303e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6911      	ldr	r1, [r2, #16]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68d2      	ldr	r2, [r2, #12]
 800304a:	4311      	orrs	r1, r2
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	430b      	orrs	r3, r1
 8003052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695a      	ldr	r2, [r3, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2220      	movs	r2, #32
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	000186a0 	.word	0x000186a0
 80030ac:	001e847f 	.word	0x001e847f
 80030b0:	003d08ff 	.word	0x003d08ff
 80030b4:	431bde83 	.word	0x431bde83
 80030b8:	10624dd3 	.word	0x10624dd3

080030bc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ce:	2b80      	cmp	r3, #128	@ 0x80
 80030d0:	d103      	bne.n	80030da <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	611a      	str	r2, [r3, #16]
  }
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af02      	add	r7, sp, #8
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	4608      	mov	r0, r1
 80030f2:	4611      	mov	r1, r2
 80030f4:	461a      	mov	r2, r3
 80030f6:	4603      	mov	r3, r0
 80030f8:	817b      	strh	r3, [r7, #10]
 80030fa:	460b      	mov	r3, r1
 80030fc:	813b      	strh	r3, [r7, #8]
 80030fe:	4613      	mov	r3, r2
 8003100:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003102:	f7fe fdb3 	bl	8001c6c <HAL_GetTick>
 8003106:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b20      	cmp	r3, #32
 8003112:	f040 80d9 	bne.w	80032c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	2319      	movs	r3, #25
 800311c:	2201      	movs	r2, #1
 800311e:	496d      	ldr	r1, [pc, #436]	@ (80032d4 <HAL_I2C_Mem_Write+0x1ec>)
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f002 fbd7 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
 800312e:	e0cc      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <HAL_I2C_Mem_Write+0x56>
 800313a:	2302      	movs	r3, #2
 800313c:	e0c5      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d007      	beq.n	8003164 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003172:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2221      	movs	r2, #33	@ 0x21
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2240      	movs	r2, #64	@ 0x40
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003194:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800319a:	b29a      	uxth	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a4d      	ldr	r2, [pc, #308]	@ (80032d8 <HAL_I2C_Mem_Write+0x1f0>)
 80031a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031a6:	88f8      	ldrh	r0, [r7, #6]
 80031a8:	893a      	ldrh	r2, [r7, #8]
 80031aa:	8979      	ldrh	r1, [r7, #10]
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	9301      	str	r3, [sp, #4]
 80031b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	4603      	mov	r3, r0
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f002 f84a 	bl	8005250 <I2C_RequestMemoryWrite>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d052      	beq.n	8003268 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e081      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f002 fc9c 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00d      	beq.n	80031f2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d107      	bne.n	80031ee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e06b      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	781a      	ldrb	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003218:	b29b      	uxth	r3, r3
 800321a:	3b01      	subs	r3, #1
 800321c:	b29a      	uxth	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b04      	cmp	r3, #4
 800322e:	d11b      	bne.n	8003268 <HAL_I2C_Mem_Write+0x180>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003234:	2b00      	cmp	r3, #0
 8003236:	d017      	beq.n	8003268 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	781a      	ldrb	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325e:	b29b      	uxth	r3, r3
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1aa      	bne.n	80031c6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f002 fc8f 	bl	8005b98 <I2C_WaitOnBTFFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00d      	beq.n	800329c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	2b04      	cmp	r3, #4
 8003286:	d107      	bne.n	8003298 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003296:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e016      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	e000      	b.n	80032ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80032c8:	2302      	movs	r3, #2
  }
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	00100002 	.word	0x00100002
 80032d8:	ffff0000 	.word	0xffff0000

080032dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b08c      	sub	sp, #48	@ 0x30
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	4608      	mov	r0, r1
 80032e6:	4611      	mov	r1, r2
 80032e8:	461a      	mov	r2, r3
 80032ea:	4603      	mov	r3, r0
 80032ec:	817b      	strh	r3, [r7, #10]
 80032ee:	460b      	mov	r3, r1
 80032f0:	813b      	strh	r3, [r7, #8]
 80032f2:	4613      	mov	r3, r2
 80032f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032f6:	f7fe fcb9 	bl	8001c6c <HAL_GetTick>
 80032fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b20      	cmp	r3, #32
 8003306:	f040 8214 	bne.w	8003732 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800330a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	2319      	movs	r3, #25
 8003310:	2201      	movs	r2, #1
 8003312:	497b      	ldr	r1, [pc, #492]	@ (8003500 <HAL_I2C_Mem_Read+0x224>)
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f002 fadd 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003320:	2302      	movs	r3, #2
 8003322:	e207      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800332a:	2b01      	cmp	r3, #1
 800332c:	d101      	bne.n	8003332 <HAL_I2C_Mem_Read+0x56>
 800332e:	2302      	movs	r3, #2
 8003330:	e200      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b01      	cmp	r3, #1
 8003346:	d007      	beq.n	8003358 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0201 	orr.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003366:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2222      	movs	r2, #34	@ 0x22
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2240      	movs	r2, #64	@ 0x40
 8003374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003382:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003388:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4a5b      	ldr	r2, [pc, #364]	@ (8003504 <HAL_I2C_Mem_Read+0x228>)
 8003398:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800339a:	88f8      	ldrh	r0, [r7, #6]
 800339c:	893a      	ldrh	r2, [r7, #8]
 800339e:	8979      	ldrh	r1, [r7, #10]
 80033a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a2:	9301      	str	r3, [sp, #4]
 80033a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	4603      	mov	r3, r0
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f001 ffe6 	bl	800537c <I2C_RequestMemoryRead>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e1bc      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d113      	bne.n	80033ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033c2:	2300      	movs	r3, #0
 80033c4:	623b      	str	r3, [r7, #32]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	623b      	str	r3, [r7, #32]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	623b      	str	r3, [r7, #32]
 80033d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	e190      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d11b      	bne.n	800342a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003400:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	61fb      	str	r3, [r7, #28]
 8003416:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	e170      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342e:	2b02      	cmp	r3, #2
 8003430:	d11b      	bne.n	800346a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003440:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003450:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003452:	2300      	movs	r3, #0
 8003454:	61bb      	str	r3, [r7, #24]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	61bb      	str	r3, [r7, #24]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	61bb      	str	r3, [r7, #24]
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	e150      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800346a:	2300      	movs	r3, #0
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003480:	e144      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003486:	2b03      	cmp	r3, #3
 8003488:	f200 80f1 	bhi.w	800366e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003490:	2b01      	cmp	r3, #1
 8003492:	d123      	bne.n	80034dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003496:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f002 fbf7 	bl	8005c8c <I2C_WaitOnRXNEFlagUntilTimeout>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e145      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034da:	e117      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d14e      	bne.n	8003582 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ea:	2200      	movs	r2, #0
 80034ec:	4906      	ldr	r1, [pc, #24]	@ (8003508 <HAL_I2C_Mem_Read+0x22c>)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f002 f9f0 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e11a      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
 80034fe:	bf00      	nop
 8003500:	00100002 	.word	0x00100002
 8003504:	ffff0000 	.word	0xffff0000
 8003508:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800351a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	691a      	ldr	r2, [r3, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003544:	b29b      	uxth	r3, r3
 8003546:	3b01      	subs	r3, #1
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	b2d2      	uxtb	r2, r2
 800355a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003576:	b29b      	uxth	r3, r3
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003580:	e0c4      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003588:	2200      	movs	r2, #0
 800358a:	496c      	ldr	r1, [pc, #432]	@ (800373c <HAL_I2C_Mem_Read+0x460>)
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f002 f9a1 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0cb      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e4:	2200      	movs	r2, #0
 80035e6:	4955      	ldr	r1, [pc, #340]	@ (800373c <HAL_I2C_Mem_Read+0x460>)
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f002 f973 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e09d      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003630:	b29b      	uxth	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	691a      	ldr	r2, [r3, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800366c:	e04e      	b.n	800370c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800366e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003670:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f002 fb0a 	bl	8005c8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e058      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003694:	1c5a      	adds	r2, r3, #1
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	f003 0304 	and.w	r3, r3, #4
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d124      	bne.n	800370c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	d107      	bne.n	80036da <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	b2d2      	uxtb	r2, r2
 80036e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ec:	1c5a      	adds	r2, r3, #1
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f6:	3b01      	subs	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003702:	b29b      	uxth	r3, r3
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003710:	2b00      	cmp	r3, #0
 8003712:	f47f aeb6 	bne.w	8003482 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	e000      	b.n	8003734 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003732:	2302      	movs	r3, #2
  }
}
 8003734:	4618      	mov	r0, r3
 8003736:	3728      	adds	r7, #40	@ 0x28
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	00010004 	.word	0x00010004

08003740 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08c      	sub	sp, #48	@ 0x30
 8003744:	af02      	add	r7, sp, #8
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	461a      	mov	r2, r3
 800374e:	4603      	mov	r3, r0
 8003750:	817b      	strh	r3, [r7, #10]
 8003752:	460b      	mov	r3, r1
 8003754:	813b      	strh	r3, [r7, #8]
 8003756:	4613      	mov	r3, r2
 8003758:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800375a:	f7fe fa87 	bl	8001c6c <HAL_GetTick>
 800375e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b20      	cmp	r3, #32
 800376e:	f040 8172 	bne.w	8003a56 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003772:	4b93      	ldr	r3, [pc, #588]	@ (80039c0 <HAL_I2C_Mem_Read_DMA+0x280>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	08db      	lsrs	r3, r3, #3
 8003778:	4a92      	ldr	r2, [pc, #584]	@ (80039c4 <HAL_I2C_Mem_Read_DMA+0x284>)
 800377a:	fba2 2303 	umull	r2, r3, r2, r3
 800377e:	0a1a      	lsrs	r2, r3, #8
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	009a      	lsls	r2, r3, #2
 8003788:	4413      	add	r3, r2
 800378a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	3b01      	subs	r3, #1
 8003790:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d112      	bne.n	80037be <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b2:	f043 0220 	orr.w	r2, r3, #32
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80037ba:	2302      	movs	r3, #2
 80037bc:	e14c      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d0df      	beq.n	800378c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d101      	bne.n	80037da <HAL_I2C_Mem_Read_DMA+0x9a>
 80037d6:	2302      	movs	r3, #2
 80037d8:	e13e      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d007      	beq.n	8003800 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800380e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2222      	movs	r2, #34	@ 0x22
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800382a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003836:	b29a      	uxth	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4a62      	ldr	r2, [pc, #392]	@ (80039c8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8003840:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003842:	897a      	ldrh	r2, [r7, #10]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003848:	893a      	ldrh	r2, [r7, #8]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800384e:	88fa      	ldrh	r2, [r7, #6]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 80cc 	beq.w	80039fc <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003868:	2b00      	cmp	r3, #0
 800386a:	d02d      	beq.n	80038c8 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003870:	4a56      	ldr	r2, [pc, #344]	@ (80039cc <HAL_I2C_Mem_Read_DMA+0x28c>)
 8003872:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003878:	4a55      	ldr	r2, [pc, #340]	@ (80039d0 <HAL_I2C_Mem_Read_DMA+0x290>)
 800387a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003880:	2200      	movs	r2, #0
 8003882:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003888:	2200      	movs	r2, #0
 800388a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	2200      	movs	r2, #0
 8003892:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003898:	2200      	movs	r2, #0
 800389a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3310      	adds	r3, #16
 80038a6:	4619      	mov	r1, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	461a      	mov	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b2:	f7fe fe3d 	bl	8002530 <HAL_DMA_Start_IT>
 80038b6:	4603      	mov	r3, r0
 80038b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80038bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f040 8087 	bne.w	80039d4 <HAL_I2C_Mem_Read_DMA+0x294>
 80038c6:	e013      	b.n	80038f0 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e0b3      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80038f0:	88f8      	ldrh	r0, [r7, #6]
 80038f2:	893a      	ldrh	r2, [r7, #8]
 80038f4:	8979      	ldrh	r1, [r7, #10]
 80038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	2323      	movs	r3, #35	@ 0x23
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4603      	mov	r3, r0
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f001 fd3b 	bl	800537c <I2C_RequestMemoryRead>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d023      	beq.n	8003954 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe fe65 	bl	80025e0 <HAL_DMA_Abort_IT>
 8003916:	4603      	mov	r3, r0
 8003918:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003920:	2200      	movs	r2, #0
 8003922:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003932:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0201 	bic.w	r2, r2, #1
 800394e:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e081      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	2b01      	cmp	r3, #1
 800395a:	d108      	bne.n	800396e <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	e007      	b.n	800397e <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800397c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800397e:	2300      	movs	r3, #0
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	61bb      	str	r3, [r7, #24]
 8003992:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039aa:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ba:	605a      	str	r2, [r3, #4]
 80039bc:	e049      	b.n	8003a52 <HAL_I2C_Mem_Read_DMA+0x312>
 80039be:	bf00      	nop
 80039c0:	20000000 	.word	0x20000000
 80039c4:	14f8b589 	.word	0x14f8b589
 80039c8:	ffff0000 	.word	0xffff0000
 80039cc:	0800554d 	.word	0x0800554d
 80039d0:	0800570b 	.word	0x0800570b
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	f043 0210 	orr.w	r2, r3, #16
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e02d      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80039fc:	88f8      	ldrh	r0, [r7, #6]
 80039fe:	893a      	ldrh	r2, [r7, #8]
 8003a00:	8979      	ldrh	r1, [r7, #10]
 8003a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	2323      	movs	r3, #35	@ 0x23
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f001 fcb5 	bl	800537c <I2C_RequestMemoryRead>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e01d      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a40:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e000      	b.n	8003a58 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8003a56:	2302      	movs	r3, #2
  }
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3728      	adds	r7, #40	@ 0x28
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a80:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a88:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b10      	cmp	r3, #16
 8003a8e:	d003      	beq.n	8003a98 <HAL_I2C_EV_IRQHandler+0x38>
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
 8003a92:	2b40      	cmp	r3, #64	@ 0x40
 8003a94:	f040 80c1 	bne.w	8003c1a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <HAL_I2C_EV_IRQHandler+0x6e>
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003ab8:	d003      	beq.n	8003ac2 <HAL_I2C_EV_IRQHandler+0x62>
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003ac0:	d101      	bne.n	8003ac6 <HAL_I2C_EV_IRQHandler+0x66>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <HAL_I2C_EV_IRQHandler+0x68>
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	f000 8132 	beq.w	8003d32 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00c      	beq.n	8003af2 <HAL_I2C_EV_IRQHandler+0x92>
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	0a5b      	lsrs	r3, r3, #9
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d006      	beq.n	8003af2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f002 f95d 	bl	8005da4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fd91 	bl	8004612 <I2C_Master_SB>
 8003af0:	e092      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	08db      	lsrs	r3, r3, #3
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d009      	beq.n	8003b12 <HAL_I2C_EV_IRQHandler+0xb2>
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	0a5b      	lsrs	r3, r3, #9
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fe07 	bl	800471e <I2C_Master_ADD10>
 8003b10:	e082      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	085b      	lsrs	r3, r3, #1
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d009      	beq.n	8003b32 <HAL_I2C_EV_IRQHandler+0xd2>
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	0a5b      	lsrs	r3, r3, #9
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 fe21 	bl	8004772 <I2C_Master_ADDR>
 8003b30:	e072      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	089b      	lsrs	r3, r3, #2
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d03b      	beq.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b4c:	f000 80f3 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	09db      	lsrs	r3, r3, #7
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00f      	beq.n	8003b7c <HAL_I2C_EV_IRQHandler+0x11c>
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	0a9b      	lsrs	r3, r3, #10
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d009      	beq.n	8003b7c <HAL_I2C_EV_IRQHandler+0x11c>
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	089b      	lsrs	r3, r3, #2
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d103      	bne.n	8003b7c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f9e9 	bl	8003f4c <I2C_MasterTransmit_TXE>
 8003b7a:	e04d      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	089b      	lsrs	r3, r3, #2
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 80d6 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	0a5b      	lsrs	r3, r3, #9
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 80cf 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003b98:	7bbb      	ldrb	r3, [r7, #14]
 8003b9a:	2b21      	cmp	r3, #33	@ 0x21
 8003b9c:	d103      	bne.n	8003ba6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fa70 	bl	8004084 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ba4:	e0c7      	b.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b40      	cmp	r3, #64	@ 0x40
 8003baa:	f040 80c4 	bne.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fade 	bl	8004170 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bb4:	e0bf      	b.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bc4:	f000 80b7 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	099b      	lsrs	r3, r3, #6
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00f      	beq.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x194>
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	0a9b      	lsrs	r3, r3, #10
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d009      	beq.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x194>
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	089b      	lsrs	r3, r3, #2
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d103      	bne.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fb57 	bl	80042a0 <I2C_MasterReceive_RXNE>
 8003bf2:	e011      	b.n	8003c18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	089b      	lsrs	r3, r3, #2
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 809a 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	0a5b      	lsrs	r3, r3, #9
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 8093 	beq.w	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fc0d 	bl	8004430 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c16:	e08e      	b.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c18:	e08d      	b.n	8003d36 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	e007      	b.n	8003c3c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	085b      	lsrs	r3, r3, #1
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d012      	beq.n	8003c6e <HAL_I2C_EV_IRQHandler+0x20e>
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	0a5b      	lsrs	r3, r3, #9
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00c      	beq.n	8003c6e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c64:	69b9      	ldr	r1, [r7, #24]
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 ffd2 	bl	8004c10 <I2C_Slave_ADDR>
 8003c6c:	e066      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d009      	beq.n	8003c8e <HAL_I2C_EV_IRQHandler+0x22e>
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	0a5b      	lsrs	r3, r3, #9
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f001 f80c 	bl	8004ca4 <I2C_Slave_STOPF>
 8003c8c:	e056      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c8e:	7bbb      	ldrb	r3, [r7, #14]
 8003c90:	2b21      	cmp	r3, #33	@ 0x21
 8003c92:	d002      	beq.n	8003c9a <HAL_I2C_EV_IRQHandler+0x23a>
 8003c94:	7bbb      	ldrb	r3, [r7, #14]
 8003c96:	2b29      	cmp	r3, #41	@ 0x29
 8003c98:	d125      	bne.n	8003ce6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	09db      	lsrs	r3, r3, #7
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00f      	beq.n	8003cc6 <HAL_I2C_EV_IRQHandler+0x266>
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	0a9b      	lsrs	r3, r3, #10
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_I2C_EV_IRQHandler+0x266>
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	089b      	lsrs	r3, r3, #2
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d103      	bne.n	8003cc6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 fee8 	bl	8004a94 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cc4:	e039      	b.n	8003d3a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	089b      	lsrs	r3, r3, #2
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d033      	beq.n	8003d3a <HAL_I2C_EV_IRQHandler+0x2da>
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	0a5b      	lsrs	r3, r3, #9
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d02d      	beq.n	8003d3a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 ff15 	bl	8004b0e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce4:	e029      	b.n	8003d3a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	099b      	lsrs	r3, r3, #6
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00f      	beq.n	8003d12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	0a9b      	lsrs	r3, r3, #10
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d009      	beq.n	8003d12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	089b      	lsrs	r3, r3, #2
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d103      	bne.n	8003d12 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 ff20 	bl	8004b50 <I2C_SlaveReceive_RXNE>
 8003d10:	e014      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	089b      	lsrs	r3, r3, #2
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00e      	beq.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	0a5b      	lsrs	r3, r3, #9
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d008      	beq.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 ff4e 	bl	8004bcc <I2C_SlaveReceive_BTF>
 8003d30:	e004      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003d32:	bf00      	nop
 8003d34:	e002      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d36:	bf00      	nop
 8003d38:	e000      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d3a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003d3c:	3720      	adds	r7, #32
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b08a      	sub	sp, #40	@ 0x28
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d64:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	0a1b      	lsrs	r3, r3, #8
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <HAL_I2C_ER_IRQHandler+0x4e>
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003d8e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	0a5b      	lsrs	r3, r3, #9
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00e      	beq.n	8003dba <HAL_I2C_ER_IRQHandler+0x78>
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	0a1b      	lsrs	r3, r3, #8
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003daa:	f043 0302 	orr.w	r3, r3, #2
 8003dae:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003db8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	0a9b      	lsrs	r3, r3, #10
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d03f      	beq.n	8003e46 <HAL_I2C_ER_IRQHandler+0x104>
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	0a1b      	lsrs	r3, r3, #8
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d039      	beq.n	8003e46 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003dd2:	7efb      	ldrb	r3, [r7, #27]
 8003dd4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dea:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003dec:	7ebb      	ldrb	r3, [r7, #26]
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	d112      	bne.n	8003e18 <HAL_I2C_ER_IRQHandler+0xd6>
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10f      	bne.n	8003e18 <HAL_I2C_ER_IRQHandler+0xd6>
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	2b21      	cmp	r3, #33	@ 0x21
 8003dfc:	d008      	beq.n	8003e10 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003dfe:	7cfb      	ldrb	r3, [r7, #19]
 8003e00:	2b29      	cmp	r3, #41	@ 0x29
 8003e02:	d005      	beq.n	8003e10 <HAL_I2C_ER_IRQHandler+0xce>
 8003e04:	7cfb      	ldrb	r3, [r7, #19]
 8003e06:	2b28      	cmp	r3, #40	@ 0x28
 8003e08:	d106      	bne.n	8003e18 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2b21      	cmp	r3, #33	@ 0x21
 8003e0e:	d103      	bne.n	8003e18 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f001 f877 	bl	8004f04 <I2C_Slave_AF>
 8003e16:	e016      	b.n	8003e46 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e20:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003e2a:	7efb      	ldrb	r3, [r7, #27]
 8003e2c:	2b10      	cmp	r3, #16
 8003e2e:	d002      	beq.n	8003e36 <HAL_I2C_ER_IRQHandler+0xf4>
 8003e30:	7efb      	ldrb	r3, [r7, #27]
 8003e32:	2b40      	cmp	r3, #64	@ 0x40
 8003e34:	d107      	bne.n	8003e46 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e44:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e46:	6a3b      	ldr	r3, [r7, #32]
 8003e48:	0adb      	lsrs	r3, r3, #11
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00e      	beq.n	8003e70 <HAL_I2C_ER_IRQHandler+0x12e>
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	0a1b      	lsrs	r3, r3, #8
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d008      	beq.n	8003e70 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e60:	f043 0308 	orr.w	r3, r3, #8
 8003e64:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003e6e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f001 f8b2 	bl	8004fec <I2C_ITError>
  }
}
 8003e88:	bf00      	nop
 8003e8a:	3728      	adds	r7, #40	@ 0x28
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	70fb      	strb	r3, [r7, #3]
 8003eec:	4613      	mov	r3, r2
 8003eee:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f68:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d150      	bne.n	8004014 <I2C_MasterTransmit_TXE+0xc8>
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
 8003f74:	2b21      	cmp	r3, #33	@ 0x21
 8003f76:	d14d      	bne.n	8004014 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d01d      	beq.n	8003fba <I2C_MasterTransmit_TXE+0x6e>
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	2b20      	cmp	r3, #32
 8003f82:	d01a      	beq.n	8003fba <I2C_MasterTransmit_TXE+0x6e>
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f8a:	d016      	beq.n	8003fba <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f9a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2211      	movs	r2, #17
 8003fa0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7ff ff6c 	bl	8003e90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fb8:	e060      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003fc8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b40      	cmp	r3, #64	@ 0x40
 8003ff2:	d107      	bne.n	8004004 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff ff87 	bl	8003f10 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004002:	e03b      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f7ff ff3f 	bl	8003e90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004012:	e033      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b21      	cmp	r3, #33	@ 0x21
 8004018:	d005      	beq.n	8004026 <I2C_MasterTransmit_TXE+0xda>
 800401a:	7bbb      	ldrb	r3, [r7, #14]
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d12d      	bne.n	800407c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	2b22      	cmp	r3, #34	@ 0x22
 8004024:	d12a      	bne.n	800407c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d108      	bne.n	8004042 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800403e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004040:	e01c      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b40      	cmp	r3, #64	@ 0x40
 800404c:	d103      	bne.n	8004056 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f88e 	bl	8004170 <I2C_MemoryTransmit_TXE_BTF>
}
 8004054:	e012      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	781a      	ldrb	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800407a:	e7ff      	b.n	800407c <I2C_MasterTransmit_TXE+0x130>
 800407c:	bf00      	nop
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004090:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b21      	cmp	r3, #33	@ 0x21
 800409c:	d164      	bne.n	8004168 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d012      	beq.n	80040ce <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	781a      	ldrb	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b8:	1c5a      	adds	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80040cc:	e04c      	b.n	8004168 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d01d      	beq.n	8004110 <I2C_MasterTransmit_BTF+0x8c>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b20      	cmp	r3, #32
 80040d8:	d01a      	beq.n	8004110 <I2C_MasterTransmit_BTF+0x8c>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040e0:	d016      	beq.n	8004110 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040f0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2211      	movs	r2, #17
 80040f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7ff fec1 	bl	8003e90 <HAL_I2C_MasterTxCpltCallback>
}
 800410e:	e02b      	b.n	8004168 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800411e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800412e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2220      	movs	r2, #32
 800413a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b40      	cmp	r3, #64	@ 0x40
 8004148:	d107      	bne.n	800415a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff fedc 	bl	8003f10 <HAL_I2C_MemTxCpltCallback>
}
 8004158:	e006      	b.n	8004168 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff fe94 	bl	8003e90 <HAL_I2C_MasterTxCpltCallback>
}
 8004168:	bf00      	nop
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004184:	2b00      	cmp	r3, #0
 8004186:	d11d      	bne.n	80041c4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800418c:	2b01      	cmp	r3, #1
 800418e:	d10b      	bne.n	80041a8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004194:	b2da      	uxtb	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a0:	1c9a      	adds	r2, r3, #2
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80041a6:	e077      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	121b      	asrs	r3, r3, #8
 80041b0:	b2da      	uxtb	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80041c2:	e069      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d10b      	bne.n	80041e4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041dc:	1c5a      	adds	r2, r3, #1
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80041e2:	e059      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d152      	bne.n	8004292 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
 80041ee:	2b22      	cmp	r3, #34	@ 0x22
 80041f0:	d10d      	bne.n	800420e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004200:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800420c:	e044      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004212:	b29b      	uxth	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d015      	beq.n	8004244 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004218:	7bfb      	ldrb	r3, [r7, #15]
 800421a:	2b21      	cmp	r3, #33	@ 0x21
 800421c:	d112      	bne.n	8004244 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	781a      	ldrb	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	1c5a      	adds	r2, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b01      	subs	r3, #1
 800423c:	b29a      	uxth	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004242:	e029      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d124      	bne.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800424e:	7bfb      	ldrb	r3, [r7, #15]
 8004250:	2b21      	cmp	r3, #33	@ 0x21
 8004252:	d121      	bne.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004262:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004272:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff fe40 	bl	8003f10 <HAL_I2C_MemTxCpltCallback>
}
 8004290:	e002      	b.n	8004298 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fe ff12 	bl	80030bc <I2C_Flush_DR>
}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b22      	cmp	r3, #34	@ 0x22
 80042b2:	f040 80b9 	bne.w	8004428 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d921      	bls.n	800430e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	f040 8096 	bne.w	8004428 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800430a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800430c:	e08c      	b.n	8004428 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	2b02      	cmp	r3, #2
 8004314:	d07f      	beq.n	8004416 <I2C_MasterReceive_RXNE+0x176>
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d002      	beq.n	8004322 <I2C_MasterReceive_RXNE+0x82>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d179      	bne.n	8004416 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f001 fc80 	bl	8005c28 <I2C_WaitOnSTOPRequestThroughIT>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d14c      	bne.n	80043c8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800434c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436a:	b29b      	uxth	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2220      	movs	r2, #32
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b40      	cmp	r3, #64	@ 0x40
 8004386:	d10a      	bne.n	800439e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fc fec6 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800439c:	e044      	b.n	8004428 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d002      	beq.n	80043b2 <I2C_MasterReceive_RXNE+0x112>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2b20      	cmp	r3, #32
 80043b0:	d103      	bne.n	80043ba <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80043b8:	e002      	b.n	80043c0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2212      	movs	r2, #18
 80043be:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff fd6f 	bl	8003ea4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80043c6:	e02f      	b.n	8004428 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043d6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	3b01      	subs	r3, #1
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7ff fd88 	bl	8003f24 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004414:	e008      	b.n	8004428 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004424:	605a      	str	r2, [r3, #4]
}
 8004426:	e7ff      	b.n	8004428 <I2C_MasterReceive_RXNE+0x188>
 8004428:	bf00      	nop
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b04      	cmp	r3, #4
 8004446:	d11b      	bne.n	8004480 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004456:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004462:	b2d2      	uxtb	r2, r2
 8004464:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004474:	b29b      	uxth	r3, r3
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800447e:	e0c4      	b.n	800460a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b03      	cmp	r3, #3
 8004488:	d129      	bne.n	80044de <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004498:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2b04      	cmp	r3, #4
 800449e:	d00a      	beq.n	80044b6 <I2C_MasterReceive_BTF+0x86>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d007      	beq.n	80044b6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044b4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	691a      	ldr	r2, [r3, #16]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80044dc:	e095      	b.n	800460a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d17d      	bne.n	80045e4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d002      	beq.n	80044f4 <I2C_MasterReceive_BTF+0xc4>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b10      	cmp	r3, #16
 80044f2:	d108      	bne.n	8004506 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	e016      	b.n	8004534 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b04      	cmp	r3, #4
 800450a:	d002      	beq.n	8004512 <I2C_MasterReceive_BTF+0xe2>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d108      	bne.n	8004524 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	e007      	b.n	8004534 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004532:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453e:	b2d2      	uxtb	r2, r2
 8004540:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004550:	b29b      	uxth	r3, r3
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800458e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2220      	movs	r2, #32
 8004594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b40      	cmp	r3, #64	@ 0x40
 80045a2:	d10a      	bne.n	80045ba <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7fc fdb8 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
}
 80045b8:	e027      	b.n	800460a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d002      	beq.n	80045ce <I2C_MasterReceive_BTF+0x19e>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2b20      	cmp	r3, #32
 80045cc:	d103      	bne.n	80045d6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80045d4:	e002      	b.n	80045dc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2212      	movs	r2, #18
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff fc61 	bl	8003ea4 <HAL_I2C_MasterRxCpltCallback>
}
 80045e2:	e012      	b.n	800460a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004600:	b29b      	uxth	r3, r3
 8004602:	3b01      	subs	r3, #1
 8004604:	b29a      	uxth	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800460a:	bf00      	nop
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b40      	cmp	r3, #64	@ 0x40
 8004624:	d117      	bne.n	8004656 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462a:	2b00      	cmp	r3, #0
 800462c:	d109      	bne.n	8004642 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004632:	b2db      	uxtb	r3, r3
 8004634:	461a      	mov	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800463e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004640:	e067      	b.n	8004712 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004646:	b2db      	uxtb	r3, r3
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	b2da      	uxtb	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	611a      	str	r2, [r3, #16]
}
 8004654:	e05d      	b.n	8004712 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800465e:	d133      	bne.n	80046c8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b21      	cmp	r3, #33	@ 0x21
 800466a:	d109      	bne.n	8004680 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004670:	b2db      	uxtb	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800467c:	611a      	str	r2, [r3, #16]
 800467e:	e008      	b.n	8004692 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004684:	b2db      	uxtb	r3, r3
 8004686:	f043 0301 	orr.w	r3, r3, #1
 800468a:	b2da      	uxtb	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004696:	2b00      	cmp	r3, #0
 8004698:	d004      	beq.n	80046a4 <I2C_Master_SB+0x92>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800469e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d108      	bne.n	80046b6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d032      	beq.n	8004712 <I2C_Master_SB+0x100>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d02d      	beq.n	8004712 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046c4:	605a      	str	r2, [r3, #4]
}
 80046c6:	e024      	b.n	8004712 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10e      	bne.n	80046ee <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	11db      	asrs	r3, r3, #7
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	f003 0306 	and.w	r3, r3, #6
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f063 030f 	orn	r3, r3, #15
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	611a      	str	r2, [r3, #16]
}
 80046ec:	e011      	b.n	8004712 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d10d      	bne.n	8004712 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	11db      	asrs	r3, r3, #7
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f003 0306 	and.w	r3, r3, #6
 8004704:	b2db      	uxtb	r3, r3
 8004706:	f063 030e 	orn	r3, r3, #14
 800470a:	b2da      	uxtb	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	611a      	str	r2, [r3, #16]
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472a:	b2da      	uxtb	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004736:	2b00      	cmp	r3, #0
 8004738:	d004      	beq.n	8004744 <I2C_Master_ADD10+0x26>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800473e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004740:	2b00      	cmp	r3, #0
 8004742:	d108      	bne.n	8004756 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00c      	beq.n	8004766 <I2C_Master_ADD10+0x48>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004764:	605a      	str	r2, [r3, #4]
  }
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004772:	b480      	push	{r7}
 8004774:	b091      	sub	sp, #68	@ 0x44
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004780:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004788:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b22      	cmp	r3, #34	@ 0x22
 800479a:	f040 8169 	bne.w	8004a70 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10f      	bne.n	80047c6 <I2C_Master_ADDR+0x54>
 80047a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80047aa:	2b40      	cmp	r3, #64	@ 0x40
 80047ac:	d10b      	bne.n	80047c6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ae:	2300      	movs	r3, #0
 80047b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80047c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c4:	e160      	b.n	8004a88 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d11d      	bne.n	800480a <I2C_Master_ADDR+0x98>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80047d6:	d118      	bne.n	800480a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047d8:	2300      	movs	r3, #0
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047fc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	651a      	str	r2, [r3, #80]	@ 0x50
 8004808:	e13e      	b.n	8004a88 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480e:	b29b      	uxth	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d113      	bne.n	800483c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004814:	2300      	movs	r3, #0
 8004816:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004828:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	e115      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b01      	cmp	r3, #1
 8004844:	f040 808a 	bne.w	800495c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800484a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800484e:	d137      	bne.n	80048c0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800485e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800486a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800486e:	d113      	bne.n	8004898 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800487e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004880:	2300      	movs	r3, #0
 8004882:	627b      	str	r3, [r7, #36]	@ 0x24
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	627b      	str	r3, [r7, #36]	@ 0x24
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	627b      	str	r3, [r7, #36]	@ 0x24
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	e0e7      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004898:	2300      	movs	r3, #0
 800489a:	623b      	str	r3, [r7, #32]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	623b      	str	r3, [r7, #32]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	623b      	str	r3, [r7, #32]
 80048ac:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e0d3      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80048c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d02e      	beq.n	8004924 <I2C_Master_ADDR+0x1b2>
 80048c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	d02b      	beq.n	8004924 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80048cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ce:	2b12      	cmp	r3, #18
 80048d0:	d102      	bne.n	80048d8 <I2C_Master_ADDR+0x166>
 80048d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d125      	bne.n	8004924 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80048d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d00e      	beq.n	80048fc <I2C_Master_ADDR+0x18a>
 80048de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d00b      	beq.n	80048fc <I2C_Master_ADDR+0x18a>
 80048e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e6:	2b10      	cmp	r3, #16
 80048e8:	d008      	beq.n	80048fc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	e007      	b.n	800490c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800490a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800490c:	2300      	movs	r3, #0
 800490e:	61fb      	str	r3, [r7, #28]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	61fb      	str	r3, [r7, #28]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	e0a1      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004932:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004934:	2300      	movs	r3, #0
 8004936:	61bb      	str	r3, [r7, #24]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	61bb      	str	r3, [r7, #24]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	61bb      	str	r3, [r7, #24]
 8004948:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	e085      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d14d      	bne.n	8004a02 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004968:	2b04      	cmp	r3, #4
 800496a:	d016      	beq.n	800499a <I2C_Master_ADDR+0x228>
 800496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496e:	2b02      	cmp	r3, #2
 8004970:	d013      	beq.n	800499a <I2C_Master_ADDR+0x228>
 8004972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004974:	2b10      	cmp	r3, #16
 8004976:	d010      	beq.n	800499a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004986:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	e007      	b.n	80049aa <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049a8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049b8:	d117      	bne.n	80049ea <I2C_Master_ADDR+0x278>
 80049ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049c0:	d00b      	beq.n	80049da <I2C_Master_ADDR+0x268>
 80049c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d008      	beq.n	80049da <I2C_Master_ADDR+0x268>
 80049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d005      	beq.n	80049da <I2C_Master_ADDR+0x268>
 80049ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d0:	2b10      	cmp	r3, #16
 80049d2:	d002      	beq.n	80049da <I2C_Master_ADDR+0x268>
 80049d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d6:	2b20      	cmp	r3, #32
 80049d8:	d107      	bne.n	80049ea <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049e8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	e032      	b.n	8004a68 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a10:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a20:	d117      	bne.n	8004a52 <I2C_Master_ADDR+0x2e0>
 8004a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a28:	d00b      	beq.n	8004a42 <I2C_Master_ADDR+0x2d0>
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d008      	beq.n	8004a42 <I2C_Master_ADDR+0x2d0>
 8004a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a32:	2b08      	cmp	r3, #8
 8004a34:	d005      	beq.n	8004a42 <I2C_Master_ADDR+0x2d0>
 8004a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d002      	beq.n	8004a42 <I2C_Master_ADDR+0x2d0>
 8004a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a3e:	2b20      	cmp	r3, #32
 8004a40:	d107      	bne.n	8004a52 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a50:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a52:	2300      	movs	r3, #0
 8004a54:	613b      	str	r3, [r7, #16]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	613b      	str	r3, [r7, #16]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004a6e:	e00b      	b.n	8004a88 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	68fb      	ldr	r3, [r7, #12]
}
 8004a86:	e7ff      	b.n	8004a88 <I2C_Master_ADDR+0x316>
 8004a88:	bf00      	nop
 8004a8a:	3744      	adds	r7, #68	@ 0x44
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d02b      	beq.n	8004b06 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	781a      	ldrb	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d114      	bne.n	8004b06 <I2C_SlaveTransmit_TXE+0x72>
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b29      	cmp	r3, #41	@ 0x29
 8004ae0:	d111      	bne.n	8004b06 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2221      	movs	r2, #33	@ 0x21
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2228      	movs	r2, #40	@ 0x28
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff f9d9 	bl	8003eb8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004b06:	bf00      	nop
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b083      	sub	sp, #12
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d011      	beq.n	8004b44 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b24:	781a      	ldrb	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b5e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d02c      	beq.n	8004bc4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b74:	b2d2      	uxtb	r2, r2
 8004b76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	b29a      	uxth	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d114      	bne.n	8004bc4 <I2C_SlaveReceive_RXNE+0x74>
 8004b9a:	7bfb      	ldrb	r3, [r7, #15]
 8004b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b9e:	d111      	bne.n	8004bc4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bae:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2222      	movs	r2, #34	@ 0x22
 8004bb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2228      	movs	r2, #40	@ 0x28
 8004bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff f984 	bl	8003ecc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d012      	beq.n	8004c04 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c2a:	2b28      	cmp	r3, #40	@ 0x28
 8004c2c:	d127      	bne.n	8004c7e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c3c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	089b      	lsrs	r3, r3, #2
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	09db      	lsrs	r3, r3, #7
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d103      	bne.n	8004c62 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	81bb      	strh	r3, [r7, #12]
 8004c60:	e002      	b.n	8004c68 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004c70:	89ba      	ldrh	r2, [r7, #12]
 8004c72:	7bfb      	ldrb	r3, [r7, #15]
 8004c74:	4619      	mov	r1, r3
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7ff f932 	bl	8003ee0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004c7c:	e00e      	b.n	8004c9c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60bb      	str	r3, [r7, #8]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004c9c:	bf00      	nop
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cc2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	60bb      	str	r3, [r7, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	60bb      	str	r3, [r7, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f042 0201 	orr.w	r2, r2, #1
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d00:	d172      	bne.n	8004de8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	2b22      	cmp	r3, #34	@ 0x22
 8004d06:	d002      	beq.n	8004d0e <I2C_Slave_STOPF+0x6a>
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
 8004d0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d0c:	d135      	bne.n	8004d7a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	f043 0204 	orr.w	r2, r3, #4
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d40:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fd fdf6 	bl	8002938 <HAL_DMA_GetState>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d049      	beq.n	8004de6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d56:	4a69      	ldr	r2, [pc, #420]	@ (8004efc <I2C_Slave_STOPF+0x258>)
 8004d58:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fd fc3e 	bl	80025e0 <HAL_DMA_Abort_IT>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d03d      	beq.n	8004de6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d74:	4610      	mov	r0, r2
 8004d76:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d78:	e035      	b.n	8004de6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d005      	beq.n	8004d9e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d96:	f043 0204 	orr.w	r2, r3, #4
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fd fdc0 	bl	8002938 <HAL_DMA_GetState>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d014      	beq.n	8004de8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc2:	4a4e      	ldr	r2, [pc, #312]	@ (8004efc <I2C_Slave_STOPF+0x258>)
 8004dc4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fd fc08 	bl	80025e0 <HAL_DMA_Abort_IT>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d008      	beq.n	8004de8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004de0:	4610      	mov	r0, r2
 8004de2:	4798      	blx	r3
 8004de4:	e000      	b.n	8004de8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004de6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d03e      	beq.n	8004e70 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	695b      	ldr	r3, [r3, #20]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b04      	cmp	r3, #4
 8004dfe:	d112      	bne.n	8004e26 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691a      	ldr	r2, [r3, #16]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e12:	1c5a      	adds	r2, r3, #1
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e30:	2b40      	cmp	r3, #64	@ 0x40
 8004e32:	d112      	bne.n	8004e5a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	3b01      	subs	r3, #1
 8004e54:	b29a      	uxth	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d005      	beq.n	8004e70 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f043 0204 	orr.w	r2, r3, #4
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 f8b7 	bl	8004fec <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004e7e:	e039      	b.n	8004ef4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e84:	d109      	bne.n	8004e9a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2228      	movs	r2, #40	@ 0x28
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f7ff f819 	bl	8003ecc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b28      	cmp	r3, #40	@ 0x28
 8004ea4:	d111      	bne.n	8004eca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a15      	ldr	r2, [pc, #84]	@ (8004f00 <I2C_Slave_STOPF+0x25c>)
 8004eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7ff f81a 	bl	8003efc <HAL_I2C_ListenCpltCallback>
}
 8004ec8:	e014      	b.n	8004ef4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ece:	2b22      	cmp	r3, #34	@ 0x22
 8004ed0:	d002      	beq.n	8004ed8 <I2C_Slave_STOPF+0x234>
 8004ed2:	7bfb      	ldrb	r3, [r7, #15]
 8004ed4:	2b22      	cmp	r3, #34	@ 0x22
 8004ed6:	d10d      	bne.n	8004ef4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fe ffec 	bl	8003ecc <HAL_I2C_SlaveRxCpltCallback>
}
 8004ef4:	bf00      	nop
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	08005785 	.word	0x08005785
 8004f00:	ffff0000 	.word	0xffff0000

08004f04 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f12:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d002      	beq.n	8004f26 <I2C_Slave_AF+0x22>
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d129      	bne.n	8004f7a <I2C_Slave_AF+0x76>
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	2b28      	cmp	r3, #40	@ 0x28
 8004f2a:	d126      	bne.n	8004f7a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004fe8 <I2C_Slave_AF+0xe4>)
 8004f30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f40:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f4a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f5a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2220      	movs	r2, #32
 8004f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fe ffc2 	bl	8003efc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004f78:	e031      	b.n	8004fde <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	2b21      	cmp	r3, #33	@ 0x21
 8004f7e:	d129      	bne.n	8004fd4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a19      	ldr	r2, [pc, #100]	@ (8004fe8 <I2C_Slave_AF+0xe4>)
 8004f84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2221      	movs	r2, #33	@ 0x21
 8004f8a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004faa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fb4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fe f878 	bl	80030bc <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f7fe ff73 	bl	8003eb8 <HAL_I2C_SlaveTxCpltCallback>
}
 8004fd2:	e004      	b.n	8004fde <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fdc:	615a      	str	r2, [r3, #20]
}
 8004fde:	bf00      	nop
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	ffff0000 	.word	0xffff0000

08004fec <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ffa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005002:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005004:	7bbb      	ldrb	r3, [r7, #14]
 8005006:	2b10      	cmp	r3, #16
 8005008:	d002      	beq.n	8005010 <I2C_ITError+0x24>
 800500a:	7bbb      	ldrb	r3, [r7, #14]
 800500c:	2b40      	cmp	r3, #64	@ 0x40
 800500e:	d10a      	bne.n	8005026 <I2C_ITError+0x3a>
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	2b22      	cmp	r3, #34	@ 0x22
 8005014:	d107      	bne.n	8005026 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005024:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005026:	7bfb      	ldrb	r3, [r7, #15]
 8005028:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800502c:	2b28      	cmp	r3, #40	@ 0x28
 800502e:	d107      	bne.n	8005040 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2228      	movs	r2, #40	@ 0x28
 800503a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800503e:	e015      	b.n	800506c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800504a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800504e:	d00a      	beq.n	8005066 <I2C_ITError+0x7a>
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	2b60      	cmp	r3, #96	@ 0x60
 8005054:	d007      	beq.n	8005066 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005076:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800507a:	d162      	bne.n	8005142 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800508a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005090:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b01      	cmp	r3, #1
 8005098:	d020      	beq.n	80050dc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509e:	4a6a      	ldr	r2, [pc, #424]	@ (8005248 <I2C_ITError+0x25c>)
 80050a0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fd fa9a 	bl	80025e0 <HAL_DMA_Abort_IT>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f000 8089 	beq.w	80051c6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0201 	bic.w	r2, r2, #1
 80050c2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80050d6:	4610      	mov	r0, r2
 80050d8:	4798      	blx	r3
 80050da:	e074      	b.n	80051c6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e0:	4a59      	ldr	r2, [pc, #356]	@ (8005248 <I2C_ITError+0x25c>)
 80050e2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fd fa79 	bl	80025e0 <HAL_DMA_Abort_IT>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d068      	beq.n	80051c6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050fe:	2b40      	cmp	r3, #64	@ 0x40
 8005100:	d10b      	bne.n	800511a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 0201 	bic.w	r2, r2, #1
 8005128:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800513c:	4610      	mov	r0, r2
 800513e:	4798      	blx	r3
 8005140:	e041      	b.n	80051c6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b60      	cmp	r3, #96	@ 0x60
 800514c:	d125      	bne.n	800519a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005166:	2b40      	cmp	r3, #64	@ 0x40
 8005168:	d10b      	bne.n	8005182 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	691a      	ldr	r2, [r3, #16]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0201 	bic.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fe fed0 	bl	8003f38 <HAL_I2C_AbortCpltCallback>
 8005198:	e015      	b.n	80051c6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a4:	2b40      	cmp	r3, #64	@ 0x40
 80051a6:	d10b      	bne.n	80051c0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	691a      	ldr	r2, [r3, #16]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b2:	b2d2      	uxtb	r2, r2
 80051b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7fe feaf 	bl	8003f24 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ca:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10e      	bne.n	80051f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d109      	bne.n	80051f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d104      	bne.n	80051f4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d007      	beq.n	8005204 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005202:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800520a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005210:	f003 0304 	and.w	r3, r3, #4
 8005214:	2b04      	cmp	r3, #4
 8005216:	d113      	bne.n	8005240 <I2C_ITError+0x254>
 8005218:	7bfb      	ldrb	r3, [r7, #15]
 800521a:	2b28      	cmp	r3, #40	@ 0x28
 800521c:	d110      	bne.n	8005240 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a0a      	ldr	r2, [pc, #40]	@ (800524c <I2C_ITError+0x260>)
 8005222:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2220      	movs	r2, #32
 800522e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7fe fe5e 	bl	8003efc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005240:	bf00      	nop
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	08005785 	.word	0x08005785
 800524c:	ffff0000 	.word	0xffff0000

08005250 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	4608      	mov	r0, r1
 800525a:	4611      	mov	r1, r2
 800525c:	461a      	mov	r2, r3
 800525e:	4603      	mov	r3, r0
 8005260:	817b      	strh	r3, [r7, #10]
 8005262:	460b      	mov	r3, r1
 8005264:	813b      	strh	r3, [r7, #8]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005278:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	2200      	movs	r2, #0
 8005282:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 fb24 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00d      	beq.n	80052ae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052a0:	d103      	bne.n	80052aa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e05f      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052ae:	897b      	ldrh	r3, [r7, #10]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052bc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	6a3a      	ldr	r2, [r7, #32]
 80052c2:	492d      	ldr	r1, [pc, #180]	@ (8005378 <I2C_RequestMemoryWrite+0x128>)
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 fb7f 	bl	80059c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e04c      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ec:	6a39      	ldr	r1, [r7, #32]
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 fc0a 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d107      	bne.n	8005312 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005310:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e02b      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005316:	88fb      	ldrh	r3, [r7, #6]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d105      	bne.n	8005328 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800531c:	893b      	ldrh	r3, [r7, #8]
 800531e:	b2da      	uxtb	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	611a      	str	r2, [r3, #16]
 8005326:	e021      	b.n	800536c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005328:	893b      	ldrh	r3, [r7, #8]
 800532a:	0a1b      	lsrs	r3, r3, #8
 800532c:	b29b      	uxth	r3, r3
 800532e:	b2da      	uxtb	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005338:	6a39      	ldr	r1, [r7, #32]
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 fbe4 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00d      	beq.n	8005362 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	2b04      	cmp	r3, #4
 800534c:	d107      	bne.n	800535e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800535c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e005      	b.n	800536e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005362:	893b      	ldrh	r3, [r7, #8]
 8005364:	b2da      	uxtb	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	00010002 	.word	0x00010002

0800537c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af02      	add	r7, sp, #8
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	4608      	mov	r0, r1
 8005386:	4611      	mov	r1, r2
 8005388:	461a      	mov	r2, r3
 800538a:	4603      	mov	r3, r0
 800538c:	817b      	strh	r3, [r7, #10]
 800538e:	460b      	mov	r3, r1
 8005390:	813b      	strh	r3, [r7, #8]
 8005392:	4613      	mov	r3, r2
 8005394:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053a4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	2200      	movs	r2, #0
 80053be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f000 fa86 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00d      	beq.n	80053ea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053dc:	d103      	bne.n	80053e6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e0aa      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053ea:	897b      	ldrh	r3, [r7, #10]
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	6a3a      	ldr	r2, [r7, #32]
 80053fe:	4952      	ldr	r1, [pc, #328]	@ (8005548 <I2C_RequestMemoryRead+0x1cc>)
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 fae1 	bl	80059c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e097      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005410:	2300      	movs	r3, #0
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	617b      	str	r3, [r7, #20]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005428:	6a39      	ldr	r1, [r7, #32]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 fb6c 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00d      	beq.n	8005452 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	2b04      	cmp	r3, #4
 800543c:	d107      	bne.n	800544e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e076      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005452:	88fb      	ldrh	r3, [r7, #6]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d105      	bne.n	8005464 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005458:	893b      	ldrh	r3, [r7, #8]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	611a      	str	r2, [r3, #16]
 8005462:	e021      	b.n	80054a8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005464:	893b      	ldrh	r3, [r7, #8]
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	b29b      	uxth	r3, r3
 800546a:	b2da      	uxtb	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005474:	6a39      	ldr	r1, [r7, #32]
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 fb46 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00d      	beq.n	800549e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	2b04      	cmp	r3, #4
 8005488:	d107      	bne.n	800549a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005498:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e050      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800549e:	893b      	ldrh	r3, [r7, #8]
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054aa:	6a39      	ldr	r1, [r7, #32]
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fb2b 	bl	8005b08 <I2C_WaitOnTXEFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00d      	beq.n	80054d4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d107      	bne.n	80054d0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e035      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054e2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f9ef 	bl	80058d4 <I2C_WaitOnFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00d      	beq.n	8005518 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800550a:	d103      	bne.n	8005514 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005512:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e013      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005518:	897b      	ldrh	r3, [r7, #10]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	f043 0301 	orr.w	r3, r3, #1
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	6a3a      	ldr	r2, [r7, #32]
 800552c:	4906      	ldr	r1, [pc, #24]	@ (8005548 <I2C_RequestMemoryRead+0x1cc>)
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f000 fa4a 	bl	80059c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	00010002 	.word	0x00010002

0800554c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005558:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005560:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005568:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800557e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800558c:	2200      	movs	r2, #0
 800558e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005594:	2b00      	cmp	r3, #0
 8005596:	d003      	beq.n	80055a0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	2200      	movs	r2, #0
 800559e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80055a0:	7cfb      	ldrb	r3, [r7, #19]
 80055a2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80055a6:	2b21      	cmp	r3, #33	@ 0x21
 80055a8:	d007      	beq.n	80055ba <I2C_DMAXferCplt+0x6e>
 80055aa:	7cfb      	ldrb	r3, [r7, #19]
 80055ac:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80055b0:	2b22      	cmp	r3, #34	@ 0x22
 80055b2:	d131      	bne.n	8005618 <I2C_DMAXferCplt+0xcc>
 80055b4:	7cbb      	ldrb	r3, [r7, #18]
 80055b6:	2b20      	cmp	r3, #32
 80055b8:	d12e      	bne.n	8005618 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055c8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2200      	movs	r2, #0
 80055ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80055d0:	7cfb      	ldrb	r3, [r7, #19]
 80055d2:	2b29      	cmp	r3, #41	@ 0x29
 80055d4:	d10a      	bne.n	80055ec <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2221      	movs	r2, #33	@ 0x21
 80055da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2228      	movs	r2, #40	@ 0x28
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80055e4:	6978      	ldr	r0, [r7, #20]
 80055e6:	f7fe fc67 	bl	8003eb8 <HAL_I2C_SlaveTxCpltCallback>
 80055ea:	e00c      	b.n	8005606 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80055ec:	7cfb      	ldrb	r3, [r7, #19]
 80055ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80055f0:	d109      	bne.n	8005606 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	2222      	movs	r2, #34	@ 0x22
 80055f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2228      	movs	r2, #40	@ 0x28
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005600:	6978      	ldr	r0, [r7, #20]
 8005602:	f7fe fc63 	bl	8003ecc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005614:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005616:	e074      	b.n	8005702 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d06e      	beq.n	8005702 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005628:	b29b      	uxth	r3, r3
 800562a:	2b01      	cmp	r3, #1
 800562c:	d107      	bne.n	800563e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800563c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800564c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005654:	d009      	beq.n	800566a <I2C_DMAXferCplt+0x11e>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b08      	cmp	r3, #8
 800565a:	d006      	beq.n	800566a <I2C_DMAXferCplt+0x11e>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005662:	d002      	beq.n	800566a <I2C_DMAXferCplt+0x11e>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b20      	cmp	r3, #32
 8005668:	d107      	bne.n	800567a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005678:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005688:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005698:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	2200      	movs	r2, #0
 800569e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80056a8:	6978      	ldr	r0, [r7, #20]
 80056aa:	f7fe fc3b 	bl	8003f24 <HAL_I2C_ErrorCallback>
}
 80056ae:	e028      	b.n	8005702 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b40      	cmp	r3, #64	@ 0x40
 80056c2:	d10a      	bne.n	80056da <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2200      	movs	r2, #0
 80056d0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80056d2:	6978      	ldr	r0, [r7, #20]
 80056d4:	f7fb fd28 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
}
 80056d8:	e013      	b.n	8005702 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b08      	cmp	r3, #8
 80056e6:	d002      	beq.n	80056ee <I2C_DMAXferCplt+0x1a2>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b20      	cmp	r3, #32
 80056ec:	d103      	bne.n	80056f6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80056f4:	e002      	b.n	80056fc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2212      	movs	r2, #18
 80056fa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80056fc:	6978      	ldr	r0, [r7, #20]
 80056fe:	f7fe fbd1 	bl	8003ea4 <HAL_I2C_MasterRxCpltCallback>
}
 8005702:	bf00      	nop
 8005704:	3718      	adds	r7, #24
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b084      	sub	sp, #16
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005716:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005724:	2200      	movs	r2, #0
 8005726:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005734:	2200      	movs	r2, #0
 8005736:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f7fd f90b 	bl	8002954 <HAL_DMA_GetError>
 800573e:	4603      	mov	r3, r0
 8005740:	2b02      	cmp	r3, #2
 8005742:	d01b      	beq.n	800577c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005752:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2220      	movs	r2, #32
 800575e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576e:	f043 0210 	orr.w	r2, r3, #16
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f7fe fbd4 	bl	8003f24 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800577c:	bf00      	nop
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005794:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800579c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800579e:	4b4b      	ldr	r3, [pc, #300]	@ (80058cc <I2C_DMAAbort+0x148>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	08db      	lsrs	r3, r3, #3
 80057a4:	4a4a      	ldr	r2, [pc, #296]	@ (80058d0 <I2C_DMAAbort+0x14c>)
 80057a6:	fba2 2303 	umull	r2, r3, r2, r3
 80057aa:	0a1a      	lsrs	r2, r3, #8
 80057ac:	4613      	mov	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	00da      	lsls	r2, r3, #3
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d106      	bne.n	80057cc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c2:	f043 0220 	orr.w	r2, r3, #32
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80057ca:	e00a      	b.n	80057e2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	3b01      	subs	r3, #1
 80057d0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057e0:	d0ea      	beq.n	80057b8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ee:	2200      	movs	r2, #0
 80057f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fe:	2200      	movs	r2, #0
 8005800:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005810:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2200      	movs	r2, #0
 8005816:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800581c:	2b00      	cmp	r3, #0
 800581e:	d003      	beq.n	8005828 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005824:	2200      	movs	r2, #0
 8005826:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005834:	2200      	movs	r2, #0
 8005836:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0201 	bic.w	r2, r2, #1
 8005846:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584e:	b2db      	uxtb	r3, r3
 8005850:	2b60      	cmp	r3, #96	@ 0x60
 8005852:	d10e      	bne.n	8005872 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	2220      	movs	r2, #32
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	2200      	movs	r2, #0
 8005868:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800586a:	6978      	ldr	r0, [r7, #20]
 800586c:	f7fe fb64 	bl	8003f38 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005870:	e027      	b.n	80058c2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005872:	7cfb      	ldrb	r3, [r7, #19]
 8005874:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005878:	2b28      	cmp	r3, #40	@ 0x28
 800587a:	d117      	bne.n	80058ac <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800589a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	2200      	movs	r2, #0
 80058a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2228      	movs	r2, #40	@ 0x28
 80058a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80058aa:	e007      	b.n	80058bc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80058bc:	6978      	ldr	r0, [r7, #20]
 80058be:	f7fe fb31 	bl	8003f24 <HAL_I2C_ErrorCallback>
}
 80058c2:	bf00      	nop
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20000000 	.word	0x20000000
 80058d0:	14f8b589 	.word	0x14f8b589

080058d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	603b      	str	r3, [r7, #0]
 80058e0:	4613      	mov	r3, r2
 80058e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058e4:	e048      	b.n	8005978 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ec:	d044      	beq.n	8005978 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ee:	f7fc f9bd 	bl	8001c6c <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	683a      	ldr	r2, [r7, #0]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d302      	bcc.n	8005904 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d139      	bne.n	8005978 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	0c1b      	lsrs	r3, r3, #16
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b01      	cmp	r3, #1
 800590c:	d10d      	bne.n	800592a <I2C_WaitOnFlagUntilTimeout+0x56>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	43da      	mvns	r2, r3
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	4013      	ands	r3, r2
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	bf0c      	ite	eq
 8005920:	2301      	moveq	r3, #1
 8005922:	2300      	movne	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	461a      	mov	r2, r3
 8005928:	e00c      	b.n	8005944 <I2C_WaitOnFlagUntilTimeout+0x70>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	43da      	mvns	r2, r3
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	4013      	ands	r3, r2
 8005936:	b29b      	uxth	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	bf0c      	ite	eq
 800593c:	2301      	moveq	r3, #1
 800593e:	2300      	movne	r3, #0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	461a      	mov	r2, r3
 8005944:	79fb      	ldrb	r3, [r7, #7]
 8005946:	429a      	cmp	r2, r3
 8005948:	d116      	bne.n	8005978 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2220      	movs	r2, #32
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005964:	f043 0220 	orr.w	r2, r3, #32
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e023      	b.n	80059c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	0c1b      	lsrs	r3, r3, #16
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b01      	cmp	r3, #1
 8005980:	d10d      	bne.n	800599e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	43da      	mvns	r2, r3
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	4013      	ands	r3, r2
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	bf0c      	ite	eq
 8005994:	2301      	moveq	r3, #1
 8005996:	2300      	movne	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	461a      	mov	r2, r3
 800599c:	e00c      	b.n	80059b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	43da      	mvns	r2, r3
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	4013      	ands	r3, r2
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	bf0c      	ite	eq
 80059b0:	2301      	moveq	r3, #1
 80059b2:	2300      	movne	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	461a      	mov	r2, r3
 80059b8:	79fb      	ldrb	r3, [r7, #7]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d093      	beq.n	80058e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
 80059d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059d6:	e071      	b.n	8005abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e6:	d123      	bne.n	8005a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1c:	f043 0204 	orr.w	r2, r3, #4
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e067      	b.n	8005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a36:	d041      	beq.n	8005abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a38:	f7fc f918 	bl	8001c6c <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d302      	bcc.n	8005a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d136      	bne.n	8005abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	0c1b      	lsrs	r3, r3, #16
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d10c      	bne.n	8005a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	43da      	mvns	r2, r3
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	bf14      	ite	ne
 8005a6a:	2301      	movne	r3, #1
 8005a6c:	2300      	moveq	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e00b      	b.n	8005a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	43da      	mvns	r2, r3
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	bf14      	ite	ne
 8005a84:	2301      	movne	r3, #1
 8005a86:	2300      	moveq	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d016      	beq.n	8005abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa8:	f043 0220 	orr.w	r2, r3, #32
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e021      	b.n	8005b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	0c1b      	lsrs	r3, r3, #16
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d10c      	bne.n	8005ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	43da      	mvns	r2, r3
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	bf14      	ite	ne
 8005ad8:	2301      	movne	r3, #1
 8005ada:	2300      	moveq	r3, #0
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	e00b      	b.n	8005af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	43da      	mvns	r2, r3
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4013      	ands	r3, r2
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	bf14      	ite	ne
 8005af2:	2301      	movne	r3, #1
 8005af4:	2300      	moveq	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f47f af6d 	bne.w	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b14:	e034      	b.n	8005b80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f000 f915 	bl	8005d46 <I2C_IsAcknowledgeFailed>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e034      	b.n	8005b90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b2c:	d028      	beq.n	8005b80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b2e:	f7fc f89d 	bl	8001c6c <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d302      	bcc.n	8005b44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d11d      	bne.n	8005b80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b4e:	2b80      	cmp	r3, #128	@ 0x80
 8005b50:	d016      	beq.n	8005b80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6c:	f043 0220 	orr.w	r2, r3, #32
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e007      	b.n	8005b90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b8a:	2b80      	cmp	r3, #128	@ 0x80
 8005b8c:	d1c3      	bne.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ba4:	e034      	b.n	8005c10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 f8cd 	bl	8005d46 <I2C_IsAcknowledgeFailed>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e034      	b.n	8005c20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbc:	d028      	beq.n	8005c10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bbe:	f7fc f855 	bl	8001c6c <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d302      	bcc.n	8005bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d11d      	bne.n	8005c10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	f003 0304 	and.w	r3, r3, #4
 8005bde:	2b04      	cmp	r3, #4
 8005be0:	d016      	beq.n	8005c10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfc:	f043 0220 	orr.w	r2, r3, #32
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e007      	b.n	8005c20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	f003 0304 	and.w	r3, r3, #4
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d1c3      	bne.n	8005ba6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c1e:	2300      	movs	r3, #0
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005c34:	4b13      	ldr	r3, [pc, #76]	@ (8005c84 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	08db      	lsrs	r3, r3, #3
 8005c3a:	4a13      	ldr	r2, [pc, #76]	@ (8005c88 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c40:	0a1a      	lsrs	r2, r3, #8
 8005c42:	4613      	mov	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d107      	bne.n	8005c66 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5a:	f043 0220 	orr.w	r2, r3, #32
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e008      	b.n	8005c78 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c74:	d0e9      	beq.n	8005c4a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	20000000 	.word	0x20000000
 8005c88:	14f8b589 	.word	0x14f8b589

08005c8c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c98:	e049      	b.n	8005d2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b10      	cmp	r3, #16
 8005ca6:	d119      	bne.n	8005cdc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0210 	mvn.w	r2, #16
 8005cb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e030      	b.n	8005d3e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cdc:	f7fb ffc6 	bl	8001c6c <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d302      	bcc.n	8005cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d11d      	bne.n	8005d2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cfc:	2b40      	cmp	r3, #64	@ 0x40
 8005cfe:	d016      	beq.n	8005d2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	f043 0220 	orr.w	r2, r3, #32
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e007      	b.n	8005d3e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d38:	2b40      	cmp	r3, #64	@ 0x40
 8005d3a:	d1ae      	bne.n	8005c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d5c:	d11b      	bne.n	8005d96 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d66:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d82:	f043 0204 	orr.w	r2, r3, #4
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e000      	b.n	8005d98 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005db4:	d103      	bne.n	8005dbe <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005dbc:	e007      	b.n	8005dce <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005dc6:	d102      	bne.n	8005dce <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2208      	movs	r2, #8
 8005dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005dce:	bf00      	nop
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b086      	sub	sp, #24
 8005dde:	af02      	add	r7, sp, #8
 8005de0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e101      	b.n	8005ff0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d106      	bne.n	8005e0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f005 f842 	bl	800ae90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2203      	movs	r2, #3
 8005e10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e1a:	d102      	bne.n	8005e22 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f001 ff6d 	bl	8007d06 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	7c1a      	ldrb	r2, [r3, #16]
 8005e34:	f88d 2000 	strb.w	r2, [sp]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e3c:	f001 fe4c 	bl	8007ad8 <USB_CoreInit>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2202      	movs	r2, #2
 8005e4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e0ce      	b.n	8005ff0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2100      	movs	r1, #0
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f001 ff65 	bl	8007d28 <USB_SetCurrentMode>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d005      	beq.n	8005e70 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e0bf      	b.n	8005ff0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e70:	2300      	movs	r3, #0
 8005e72:	73fb      	strb	r3, [r7, #15]
 8005e74:	e04a      	b.n	8005f0c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e76:	7bfa      	ldrb	r2, [r7, #15]
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	00db      	lsls	r3, r3, #3
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	440b      	add	r3, r1
 8005e84:	3315      	adds	r3, #21
 8005e86:	2201      	movs	r2, #1
 8005e88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e8a:	7bfa      	ldrb	r2, [r7, #15]
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	00db      	lsls	r3, r3, #3
 8005e92:	4413      	add	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	440b      	add	r3, r1
 8005e98:	3314      	adds	r3, #20
 8005e9a:	7bfa      	ldrb	r2, [r7, #15]
 8005e9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
 8005ea2:	b298      	uxth	r0, r3
 8005ea4:	6879      	ldr	r1, [r7, #4]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	00db      	lsls	r3, r3, #3
 8005eaa:	4413      	add	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	440b      	add	r3, r1
 8005eb0:	332e      	adds	r3, #46	@ 0x2e
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005eb6:	7bfa      	ldrb	r2, [r7, #15]
 8005eb8:	6879      	ldr	r1, [r7, #4]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	00db      	lsls	r3, r3, #3
 8005ebe:	4413      	add	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	440b      	add	r3, r1
 8005ec4:	3318      	adds	r3, #24
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005eca:	7bfa      	ldrb	r2, [r7, #15]
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	440b      	add	r3, r1
 8005ed8:	331c      	adds	r3, #28
 8005eda:	2200      	movs	r2, #0
 8005edc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ede:	7bfa      	ldrb	r2, [r7, #15]
 8005ee0:	6879      	ldr	r1, [r7, #4]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	00db      	lsls	r3, r3, #3
 8005ee6:	4413      	add	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	440b      	add	r3, r1
 8005eec:	3320      	adds	r3, #32
 8005eee:	2200      	movs	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ef2:	7bfa      	ldrb	r2, [r7, #15]
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	00db      	lsls	r3, r3, #3
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	440b      	add	r3, r1
 8005f00:	3324      	adds	r3, #36	@ 0x24
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	73fb      	strb	r3, [r7, #15]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	791b      	ldrb	r3, [r3, #4]
 8005f10:	7bfa      	ldrb	r2, [r7, #15]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d3af      	bcc.n	8005e76 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f16:	2300      	movs	r3, #0
 8005f18:	73fb      	strb	r3, [r7, #15]
 8005f1a:	e044      	b.n	8005fa6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f1c:	7bfa      	ldrb	r2, [r7, #15]
 8005f1e:	6879      	ldr	r1, [r7, #4]
 8005f20:	4613      	mov	r3, r2
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	4413      	add	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	440b      	add	r3, r1
 8005f2a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005f2e:	2200      	movs	r2, #0
 8005f30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f32:	7bfa      	ldrb	r2, [r7, #15]
 8005f34:	6879      	ldr	r1, [r7, #4]
 8005f36:	4613      	mov	r3, r2
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	4413      	add	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	440b      	add	r3, r1
 8005f40:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005f44:	7bfa      	ldrb	r2, [r7, #15]
 8005f46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f48:	7bfa      	ldrb	r2, [r7, #15]
 8005f4a:	6879      	ldr	r1, [r7, #4]
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	00db      	lsls	r3, r3, #3
 8005f50:	4413      	add	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	440b      	add	r3, r1
 8005f56:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f5e:	7bfa      	ldrb	r2, [r7, #15]
 8005f60:	6879      	ldr	r1, [r7, #4]
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	440b      	add	r3, r1
 8005f6c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005f70:	2200      	movs	r2, #0
 8005f72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f74:	7bfa      	ldrb	r2, [r7, #15]
 8005f76:	6879      	ldr	r1, [r7, #4]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	4413      	add	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	440b      	add	r3, r1
 8005f82:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005f86:	2200      	movs	r2, #0
 8005f88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f8a:	7bfa      	ldrb	r2, [r7, #15]
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	4413      	add	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	440b      	add	r3, r1
 8005f98:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	791b      	ldrb	r3, [r3, #4]
 8005faa:	7bfa      	ldrb	r2, [r7, #15]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d3b5      	bcc.n	8005f1c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6818      	ldr	r0, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	7c1a      	ldrb	r2, [r3, #16]
 8005fb8:	f88d 2000 	strb.w	r2, [sp]
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fc0:	f001 fefe 	bl	8007dc0 <USB_DevInit>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d005      	beq.n	8005fd6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e00c      	b.n	8005ff0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f002 ff48 	bl	8008e7e <USB_DevDisconnect>

  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800600c:	2b01      	cmp	r3, #1
 800600e:	d101      	bne.n	8006014 <HAL_PCD_Start+0x1c>
 8006010:	2302      	movs	r3, #2
 8006012:	e022      	b.n	800605a <HAL_PCD_Start+0x62>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006024:	2b00      	cmp	r3, #0
 8006026:	d009      	beq.n	800603c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800602c:	2b01      	cmp	r3, #1
 800602e:	d105      	bne.n	800603c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006034:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4618      	mov	r0, r3
 8006042:	f001 fe4f 	bl	8007ce4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4618      	mov	r0, r3
 800604c:	f002 fef6 	bl	8008e3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006062:	b590      	push	{r4, r7, lr}
 8006064:	b08d      	sub	sp, #52	@ 0x34
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4618      	mov	r0, r3
 800607a:	f002 ffb4 	bl	8008fe6 <USB_GetMode>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	f040 848c 	bne.w	800699e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f002 ff18 	bl	8008ec0 <USB_ReadInterrupts>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 8482 	beq.w	800699c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	0a1b      	lsrs	r3, r3, #8
 80060a2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f002 ff05 	bl	8008ec0 <USB_ReadInterrupts>
 80060b6:	4603      	mov	r3, r0
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d107      	bne.n	80060d0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	695a      	ldr	r2, [r3, #20]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f002 0202 	and.w	r2, r2, #2
 80060ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f002 fef3 	bl	8008ec0 <USB_ReadInterrupts>
 80060da:	4603      	mov	r3, r0
 80060dc:	f003 0310 	and.w	r3, r3, #16
 80060e0:	2b10      	cmp	r3, #16
 80060e2:	d161      	bne.n	80061a8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	699a      	ldr	r2, [r3, #24]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f022 0210 	bic.w	r2, r2, #16
 80060f2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	f003 020f 	and.w	r2, r3, #15
 8006100:	4613      	mov	r3, r2
 8006102:	00db      	lsls	r3, r3, #3
 8006104:	4413      	add	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	4413      	add	r3, r2
 8006110:	3304      	adds	r3, #4
 8006112:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800611a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800611e:	d124      	bne.n	800616a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006120:	69ba      	ldr	r2, [r7, #24]
 8006122:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006126:	4013      	ands	r3, r2
 8006128:	2b00      	cmp	r3, #0
 800612a:	d035      	beq.n	8006198 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	091b      	lsrs	r3, r3, #4
 8006134:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006136:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800613a:	b29b      	uxth	r3, r3
 800613c:	461a      	mov	r2, r3
 800613e:	6a38      	ldr	r0, [r7, #32]
 8006140:	f002 fd2a 	bl	8008b98 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	091b      	lsrs	r3, r3, #4
 800614c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006150:	441a      	add	r2, r3
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	695a      	ldr	r2, [r3, #20]
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	091b      	lsrs	r3, r3, #4
 800615e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006162:	441a      	add	r2, r3
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	615a      	str	r2, [r3, #20]
 8006168:	e016      	b.n	8006198 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006170:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006174:	d110      	bne.n	8006198 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800617c:	2208      	movs	r2, #8
 800617e:	4619      	mov	r1, r3
 8006180:	6a38      	ldr	r0, [r7, #32]
 8006182:	f002 fd09 	bl	8008b98 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	695a      	ldr	r2, [r3, #20]
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006192:	441a      	add	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699a      	ldr	r2, [r3, #24]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f042 0210 	orr.w	r2, r2, #16
 80061a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f002 fe87 	bl	8008ec0 <USB_ReadInterrupts>
 80061b2:	4603      	mov	r3, r0
 80061b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80061bc:	f040 80a7 	bne.w	800630e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4618      	mov	r0, r3
 80061ca:	f002 fe8c 	bl	8008ee6 <USB_ReadDevAllOutEpInterrupt>
 80061ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80061d0:	e099      	b.n	8006306 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80061d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 808e 	beq.w	80062fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e4:	b2d2      	uxtb	r2, r2
 80061e6:	4611      	mov	r1, r2
 80061e8:	4618      	mov	r0, r3
 80061ea:	f002 feb0 	bl	8008f4e <USB_ReadDevOutEPInterrupt>
 80061ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00c      	beq.n	8006214 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	015a      	lsls	r2, r3, #5
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	4413      	add	r3, r2
 8006202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006206:	461a      	mov	r2, r3
 8006208:	2301      	movs	r3, #1
 800620a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800620c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fe8c 	bl	8006f2c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f003 0308 	and.w	r3, r3, #8
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00c      	beq.n	8006238 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800621e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	4413      	add	r3, r2
 8006226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622a:	461a      	mov	r2, r3
 800622c:	2308      	movs	r3, #8
 800622e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006230:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 ff62 	bl	80070fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d008      	beq.n	8006254 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	4413      	add	r3, r2
 800624a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800624e:	461a      	mov	r2, r3
 8006250:	2310      	movs	r3, #16
 8006252:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d030      	beq.n	80062c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006266:	2b80      	cmp	r3, #128	@ 0x80
 8006268:	d109      	bne.n	800627e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	69fa      	ldr	r2, [r7, #28]
 8006274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006278:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800627c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800627e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006280:	4613      	mov	r3, r2
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	4413      	add	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	4413      	add	r3, r2
 8006290:	3304      	adds	r3, #4
 8006292:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	78db      	ldrb	r3, [r3, #3]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d108      	bne.n	80062ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	2200      	movs	r2, #0
 80062a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	4619      	mov	r1, r3
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f004 feed 	bl	800b088 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	015a      	lsls	r2, r3, #5
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ba:	461a      	mov	r2, r3
 80062bc:	2302      	movs	r3, #2
 80062be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f003 0320 	and.w	r3, r3, #32
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d008      	beq.n	80062dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d6:	461a      	mov	r2, r3
 80062d8:	2320      	movs	r3, #32
 80062da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d009      	beq.n	80062fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	015a      	lsls	r2, r3, #5
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	4413      	add	r3, r2
 80062ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f2:	461a      	mov	r2, r3
 80062f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80062f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	3301      	adds	r3, #1
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006302:	085b      	lsrs	r3, r3, #1
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	2b00      	cmp	r3, #0
 800630a:	f47f af62 	bne.w	80061d2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4618      	mov	r0, r3
 8006314:	f002 fdd4 	bl	8008ec0 <USB_ReadInterrupts>
 8006318:	4603      	mov	r3, r0
 800631a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800631e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006322:	f040 80db 	bne.w	80064dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4618      	mov	r0, r3
 800632c:	f002 fdf5 	bl	8008f1a <USB_ReadDevAllInEpInterrupt>
 8006330:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006336:	e0cd      	b.n	80064d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 80c2 	beq.w	80064c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634a:	b2d2      	uxtb	r2, r2
 800634c:	4611      	mov	r1, r2
 800634e:	4618      	mov	r0, r3
 8006350:	f002 fe1b 	bl	8008f8a <USB_ReadDevInEPInterrupt>
 8006354:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	f003 0301 	and.w	r3, r3, #1
 800635c:	2b00      	cmp	r3, #0
 800635e:	d057      	beq.n	8006410 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	2201      	movs	r2, #1
 8006368:	fa02 f303 	lsl.w	r3, r2, r3
 800636c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	43db      	mvns	r3, r3
 800637a:	69f9      	ldr	r1, [r7, #28]
 800637c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006380:	4013      	ands	r3, r2
 8006382:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	4413      	add	r3, r2
 800638c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006390:	461a      	mov	r2, r3
 8006392:	2301      	movs	r3, #1
 8006394:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	799b      	ldrb	r3, [r3, #6]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d132      	bne.n	8006404 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800639e:	6879      	ldr	r1, [r7, #4]
 80063a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a2:	4613      	mov	r3, r2
 80063a4:	00db      	lsls	r3, r3, #3
 80063a6:	4413      	add	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	440b      	add	r3, r1
 80063ac:	3320      	adds	r3, #32
 80063ae:	6819      	ldr	r1, [r3, #0]
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b4:	4613      	mov	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4403      	add	r3, r0
 80063be:	331c      	adds	r3, #28
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4419      	add	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063c8:	4613      	mov	r3, r2
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	4413      	add	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4403      	add	r3, r0
 80063d2:	3320      	adds	r3, #32
 80063d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80063d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d113      	bne.n	8006404 <HAL_PCD_IRQHandler+0x3a2>
 80063dc:	6879      	ldr	r1, [r7, #4]
 80063de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063e0:	4613      	mov	r3, r2
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	4413      	add	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	440b      	add	r3, r1
 80063ea:	3324      	adds	r3, #36	@ 0x24
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d108      	bne.n	8006404 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063fc:	461a      	mov	r2, r3
 80063fe:	2101      	movs	r1, #1
 8006400:	f002 fe22 	bl	8009048 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006406:	b2db      	uxtb	r3, r3
 8006408:	4619      	mov	r1, r3
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f004 fdc1 	bl	800af92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b00      	cmp	r3, #0
 8006418:	d008      	beq.n	800642c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	4413      	add	r3, r2
 8006422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006426:	461a      	mov	r2, r3
 8006428:	2308      	movs	r3, #8
 800642a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b00      	cmp	r3, #0
 8006434:	d008      	beq.n	8006448 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	015a      	lsls	r2, r3, #5
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	4413      	add	r3, r2
 800643e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006442:	461a      	mov	r2, r3
 8006444:	2310      	movs	r3, #16
 8006446:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800644e:	2b00      	cmp	r3, #0
 8006450:	d008      	beq.n	8006464 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645e:	461a      	mov	r2, r3
 8006460:	2340      	movs	r3, #64	@ 0x40
 8006462:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d023      	beq.n	80064b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800646e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006470:	6a38      	ldr	r0, [r7, #32]
 8006472:	f001 fe09 	bl	8008088 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006478:	4613      	mov	r3, r2
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	4413      	add	r3, r2
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	3310      	adds	r3, #16
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	4413      	add	r3, r2
 8006486:	3304      	adds	r3, #4
 8006488:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	78db      	ldrb	r3, [r3, #3]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d108      	bne.n	80064a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	2200      	movs	r2, #0
 8006496:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649a:	b2db      	uxtb	r3, r3
 800649c:	4619      	mov	r1, r3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f004 fe04 	bl	800b0ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b0:	461a      	mov	r2, r3
 80064b2:	2302      	movs	r3, #2
 80064b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80064c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fca5 	bl	8006e12 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80064c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ca:	3301      	adds	r3, #1
 80064cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80064ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d0:	085b      	lsrs	r3, r3, #1
 80064d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80064d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f47f af2e 	bne.w	8006338 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f002 fced 	bl	8008ec0 <USB_ReadInterrupts>
 80064e6:	4603      	mov	r3, r0
 80064e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064f0:	d122      	bne.n	8006538 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	69fa      	ldr	r2, [r7, #28]
 80064fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006500:	f023 0301 	bic.w	r3, r3, #1
 8006504:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800650c:	2b01      	cmp	r3, #1
 800650e:	d108      	bne.n	8006522 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006518:	2100      	movs	r1, #0
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fe8c 	bl	8007238 <HAL_PCDEx_LPM_Callback>
 8006520:	e002      	b.n	8006528 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f004 fda2 	bl	800b06c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695a      	ldr	r2, [r3, #20]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006536:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4618      	mov	r0, r3
 800653e:	f002 fcbf 	bl	8008ec0 <USB_ReadInterrupts>
 8006542:	4603      	mov	r3, r0
 8006544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800654c:	d112      	bne.n	8006574 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b01      	cmp	r3, #1
 800655c:	d102      	bne.n	8006564 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f004 fd5e 	bl	800b020 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	695a      	ldr	r2, [r3, #20]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006572:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4618      	mov	r0, r3
 800657a:	f002 fca1 	bl	8008ec0 <USB_ReadInterrupts>
 800657e:	4603      	mov	r3, r0
 8006580:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006588:	f040 80b7 	bne.w	80066fa <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	69fa      	ldr	r2, [r7, #28]
 8006596:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800659a:	f023 0301 	bic.w	r3, r3, #1
 800659e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2110      	movs	r1, #16
 80065a6:	4618      	mov	r0, r3
 80065a8:	f001 fd6e 	bl	8008088 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065ac:	2300      	movs	r3, #0
 80065ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065b0:	e046      	b.n	8006640 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80065b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b4:	015a      	lsls	r2, r3, #5
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	4413      	add	r3, r2
 80065ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065be:	461a      	mov	r2, r3
 80065c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80065c4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80065c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065d6:	0151      	lsls	r1, r2, #5
 80065d8:	69fa      	ldr	r2, [r7, #28]
 80065da:	440a      	add	r2, r1
 80065dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80065e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80065e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f2:	461a      	mov	r2, r3
 80065f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80065f8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80065fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	4413      	add	r3, r2
 8006602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800660a:	0151      	lsls	r1, r2, #5
 800660c:	69fa      	ldr	r2, [r7, #28]
 800660e:	440a      	add	r2, r1
 8006610:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006614:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006618:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800661a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661c:	015a      	lsls	r2, r3, #5
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	4413      	add	r3, r2
 8006622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800662a:	0151      	lsls	r1, r2, #5
 800662c:	69fa      	ldr	r2, [r7, #28]
 800662e:	440a      	add	r2, r1
 8006630:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006634:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006638:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800663a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663c:	3301      	adds	r3, #1
 800663e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	791b      	ldrb	r3, [r3, #4]
 8006644:	461a      	mov	r2, r3
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	4293      	cmp	r3, r2
 800664a:	d3b2      	bcc.n	80065b2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006652:	69db      	ldr	r3, [r3, #28]
 8006654:	69fa      	ldr	r2, [r7, #28]
 8006656:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800665a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800665e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	7bdb      	ldrb	r3, [r3, #15]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d016      	beq.n	8006696 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800666e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006672:	69fa      	ldr	r2, [r7, #28]
 8006674:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006678:	f043 030b 	orr.w	r3, r3, #11
 800667c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006688:	69fa      	ldr	r2, [r7, #28]
 800668a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800668e:	f043 030b 	orr.w	r3, r3, #11
 8006692:	6453      	str	r3, [r2, #68]	@ 0x44
 8006694:	e015      	b.n	80066c2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	69fa      	ldr	r2, [r7, #28]
 80066a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80066a8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80066ac:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	69fa      	ldr	r2, [r7, #28]
 80066b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066bc:	f043 030b 	orr.w	r3, r3, #11
 80066c0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69fa      	ldr	r2, [r7, #28]
 80066cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066d0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80066d4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6818      	ldr	r0, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80066e4:	461a      	mov	r2, r3
 80066e6:	f002 fcaf 	bl	8009048 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	695a      	ldr	r2, [r3, #20]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80066f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4618      	mov	r0, r3
 8006700:	f002 fbde 	bl	8008ec0 <USB_ReadInterrupts>
 8006704:	4603      	mov	r3, r0
 8006706:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800670a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800670e:	d123      	bne.n	8006758 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4618      	mov	r0, r3
 8006716:	f002 fc74 	bl	8009002 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4618      	mov	r0, r3
 8006720:	f001 fd2b 	bl	800817a <USB_GetDevSpeed>
 8006724:	4603      	mov	r3, r0
 8006726:	461a      	mov	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681c      	ldr	r4, [r3, #0]
 8006730:	f001 f9b2 	bl	8007a98 <HAL_RCC_GetHCLKFreq>
 8006734:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800673a:	461a      	mov	r2, r3
 800673c:	4620      	mov	r0, r4
 800673e:	f001 fa2f 	bl	8007ba0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f004 fc4d 	bl	800afe2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695a      	ldr	r2, [r3, #20]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006756:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f002 fbaf 	bl	8008ec0 <USB_ReadInterrupts>
 8006762:	4603      	mov	r3, r0
 8006764:	f003 0308 	and.w	r3, r3, #8
 8006768:	2b08      	cmp	r3, #8
 800676a:	d10a      	bne.n	8006782 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f004 fc2a 	bl	800afc6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	695a      	ldr	r2, [r3, #20]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f002 0208 	and.w	r2, r2, #8
 8006780:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4618      	mov	r0, r3
 8006788:	f002 fb9a 	bl	8008ec0 <USB_ReadInterrupts>
 800678c:	4603      	mov	r3, r0
 800678e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006792:	2b80      	cmp	r3, #128	@ 0x80
 8006794:	d123      	bne.n	80067de <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067a2:	2301      	movs	r3, #1
 80067a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80067a6:	e014      	b.n	80067d2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80067a8:	6879      	ldr	r1, [r7, #4]
 80067aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	440b      	add	r3, r1
 80067b6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d105      	bne.n	80067cc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	4619      	mov	r1, r3
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 faf2 	bl	8006db0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ce:	3301      	adds	r3, #1
 80067d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	791b      	ldrb	r3, [r3, #4]
 80067d6:	461a      	mov	r2, r3
 80067d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067da:	4293      	cmp	r3, r2
 80067dc:	d3e4      	bcc.n	80067a8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f002 fb6c 	bl	8008ec0 <USB_ReadInterrupts>
 80067e8:	4603      	mov	r3, r0
 80067ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067f2:	d13c      	bne.n	800686e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80067f4:	2301      	movs	r3, #1
 80067f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067f8:	e02b      	b.n	8006852 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	015a      	lsls	r2, r3, #5
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	4413      	add	r3, r2
 8006802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800680a:	6879      	ldr	r1, [r7, #4]
 800680c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800680e:	4613      	mov	r3, r2
 8006810:	00db      	lsls	r3, r3, #3
 8006812:	4413      	add	r3, r2
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	440b      	add	r3, r1
 8006818:	3318      	adds	r3, #24
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d115      	bne.n	800684c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006820:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006822:	2b00      	cmp	r3, #0
 8006824:	da12      	bge.n	800684c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006826:	6879      	ldr	r1, [r7, #4]
 8006828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800682a:	4613      	mov	r3, r2
 800682c:	00db      	lsls	r3, r3, #3
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	440b      	add	r3, r1
 8006834:	3317      	adds	r3, #23
 8006836:	2201      	movs	r2, #1
 8006838:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	b2db      	uxtb	r3, r3
 800683e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006842:	b2db      	uxtb	r3, r3
 8006844:	4619      	mov	r1, r3
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fab2 	bl	8006db0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800684c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684e:	3301      	adds	r3, #1
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	791b      	ldrb	r3, [r3, #4]
 8006856:	461a      	mov	r2, r3
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	4293      	cmp	r3, r2
 800685c:	d3cd      	bcc.n	80067fa <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	695a      	ldr	r2, [r3, #20]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800686c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4618      	mov	r0, r3
 8006874:	f002 fb24 	bl	8008ec0 <USB_ReadInterrupts>
 8006878:	4603      	mov	r3, r0
 800687a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800687e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006882:	d156      	bne.n	8006932 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006884:	2301      	movs	r3, #1
 8006886:	627b      	str	r3, [r7, #36]	@ 0x24
 8006888:	e045      	b.n	8006916 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	015a      	lsls	r2, r3, #5
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	4413      	add	r3, r2
 8006892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800689a:	6879      	ldr	r1, [r7, #4]
 800689c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800689e:	4613      	mov	r3, r2
 80068a0:	00db      	lsls	r3, r3, #3
 80068a2:	4413      	add	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	440b      	add	r3, r1
 80068a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d12e      	bne.n	8006910 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80068b2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	da2b      	bge.n	8006910 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	0c1a      	lsrs	r2, r3, #16
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80068c2:	4053      	eors	r3, r2
 80068c4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d121      	bne.n	8006910 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d0:	4613      	mov	r3, r2
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	4413      	add	r3, r2
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	440b      	add	r3, r1
 80068da:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80068de:	2201      	movs	r2, #1
 80068e0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068ea:	6a3b      	ldr	r3, [r7, #32]
 80068ec:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10a      	bne.n	8006910 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	69fa      	ldr	r2, [r7, #28]
 8006904:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006908:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800690c:	6053      	str	r3, [r2, #4]
            break;
 800690e:	e008      	b.n	8006922 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006912:	3301      	adds	r3, #1
 8006914:	627b      	str	r3, [r7, #36]	@ 0x24
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	791b      	ldrb	r3, [r3, #4]
 800691a:	461a      	mov	r2, r3
 800691c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691e:	4293      	cmp	r3, r2
 8006920:	d3b3      	bcc.n	800688a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695a      	ldr	r2, [r3, #20]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006930:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f002 fac2 	bl	8008ec0 <USB_ReadInterrupts>
 800693c:	4603      	mov	r3, r0
 800693e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006946:	d10a      	bne.n	800695e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f004 fbc1 	bl	800b0d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	695a      	ldr	r2, [r3, #20]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800695c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4618      	mov	r0, r3
 8006964:	f002 faac 	bl	8008ec0 <USB_ReadInterrupts>
 8006968:	4603      	mov	r3, r0
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b04      	cmp	r3, #4
 8006970:	d115      	bne.n	800699e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	f003 0304 	and.w	r3, r3, #4
 8006980:	2b00      	cmp	r3, #0
 8006982:	d002      	beq.n	800698a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f004 fbb1 	bl	800b0ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	6859      	ldr	r1, [r3, #4]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	430a      	orrs	r2, r1
 8006998:	605a      	str	r2, [r3, #4]
 800699a:	e000      	b.n	800699e <HAL_PCD_IRQHandler+0x93c>
      return;
 800699c:	bf00      	nop
    }
  }
}
 800699e:	3734      	adds	r7, #52	@ 0x34
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd90      	pop	{r4, r7, pc}

080069a4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	460b      	mov	r3, r1
 80069ae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d101      	bne.n	80069be <HAL_PCD_SetAddress+0x1a>
 80069ba:	2302      	movs	r3, #2
 80069bc:	e012      	b.n	80069e4 <HAL_PCD_SetAddress+0x40>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	78fa      	ldrb	r2, [r7, #3]
 80069ca:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	78fa      	ldrb	r2, [r7, #3]
 80069d2:	4611      	mov	r1, r2
 80069d4:	4618      	mov	r0, r3
 80069d6:	f002 fa0b 	bl	8008df0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	4608      	mov	r0, r1
 80069f6:	4611      	mov	r1, r2
 80069f8:	461a      	mov	r2, r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	70fb      	strb	r3, [r7, #3]
 80069fe:	460b      	mov	r3, r1
 8006a00:	803b      	strh	r3, [r7, #0]
 8006a02:	4613      	mov	r3, r2
 8006a04:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a06:	2300      	movs	r3, #0
 8006a08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	da0f      	bge.n	8006a32 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a12:	78fb      	ldrb	r3, [r7, #3]
 8006a14:	f003 020f 	and.w	r2, r3, #15
 8006a18:	4613      	mov	r3, r2
 8006a1a:	00db      	lsls	r3, r3, #3
 8006a1c:	4413      	add	r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	3310      	adds	r3, #16
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	4413      	add	r3, r2
 8006a26:	3304      	adds	r3, #4
 8006a28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	705a      	strb	r2, [r3, #1]
 8006a30:	e00f      	b.n	8006a52 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a32:	78fb      	ldrb	r3, [r7, #3]
 8006a34:	f003 020f 	and.w	r2, r3, #15
 8006a38:	4613      	mov	r3, r2
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	4413      	add	r3, r2
 8006a48:	3304      	adds	r3, #4
 8006a4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006a52:	78fb      	ldrb	r3, [r7, #3]
 8006a54:	f003 030f 	and.w	r3, r3, #15
 8006a58:	b2da      	uxtb	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006a5e:	883b      	ldrh	r3, [r7, #0]
 8006a60:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	78ba      	ldrb	r2, [r7, #2]
 8006a6c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d004      	beq.n	8006a80 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006a80:	78bb      	ldrb	r3, [r7, #2]
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d102      	bne.n	8006a8c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d101      	bne.n	8006a9a <HAL_PCD_EP_Open+0xae>
 8006a96:	2302      	movs	r3, #2
 8006a98:	e00e      	b.n	8006ab8 <HAL_PCD_EP_Open+0xcc>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68f9      	ldr	r1, [r7, #12]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f001 fb8b 	bl	80081c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006ab6:	7afb      	ldrb	r3, [r7, #11]
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	460b      	mov	r3, r1
 8006aca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006acc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	da0f      	bge.n	8006af4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ad4:	78fb      	ldrb	r3, [r7, #3]
 8006ad6:	f003 020f 	and.w	r2, r3, #15
 8006ada:	4613      	mov	r3, r2
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	4413      	add	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	3310      	adds	r3, #16
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	3304      	adds	r3, #4
 8006aea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2201      	movs	r2, #1
 8006af0:	705a      	strb	r2, [r3, #1]
 8006af2:	e00f      	b.n	8006b14 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006af4:	78fb      	ldrb	r3, [r7, #3]
 8006af6:	f003 020f 	and.w	r2, r3, #15
 8006afa:	4613      	mov	r3, r2
 8006afc:	00db      	lsls	r3, r3, #3
 8006afe:	4413      	add	r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	4413      	add	r3, r2
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b14:	78fb      	ldrb	r3, [r7, #3]
 8006b16:	f003 030f 	and.w	r3, r3, #15
 8006b1a:	b2da      	uxtb	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d101      	bne.n	8006b2e <HAL_PCD_EP_Close+0x6e>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	e00e      	b.n	8006b4c <HAL_PCD_EP_Close+0x8c>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68f9      	ldr	r1, [r7, #12]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f001 fbc9 	bl	80082d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	607a      	str	r2, [r7, #4]
 8006b5e:	603b      	str	r3, [r7, #0]
 8006b60:	460b      	mov	r3, r1
 8006b62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b64:	7afb      	ldrb	r3, [r7, #11]
 8006b66:	f003 020f 	and.w	r2, r3, #15
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	00db      	lsls	r3, r3, #3
 8006b6e:	4413      	add	r3, r2
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b76:	68fa      	ldr	r2, [r7, #12]
 8006b78:	4413      	add	r3, r2
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	2200      	movs	r2, #0
 8006b94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b96:	7afb      	ldrb	r3, [r7, #11]
 8006b98:	f003 030f 	and.w	r3, r3, #15
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	799b      	ldrb	r3, [r3, #6]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d102      	bne.n	8006bb0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6818      	ldr	r0, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	799b      	ldrb	r3, [r3, #6]
 8006bb8:	461a      	mov	r2, r3
 8006bba:	6979      	ldr	r1, [r7, #20]
 8006bbc:	f001 fc66 	bl	800848c <USB_EPStartXfer>

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3718      	adds	r7, #24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b086      	sub	sp, #24
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	60f8      	str	r0, [r7, #12]
 8006bd2:	607a      	str	r2, [r7, #4]
 8006bd4:	603b      	str	r3, [r7, #0]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bda:	7afb      	ldrb	r3, [r7, #11]
 8006bdc:	f003 020f 	and.w	r2, r3, #15
 8006be0:	4613      	mov	r3, r2
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	4413      	add	r3, r2
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	3310      	adds	r3, #16
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	4413      	add	r3, r2
 8006bee:	3304      	adds	r3, #4
 8006bf0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2200      	movs	r2, #0
 8006c02:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	2201      	movs	r2, #1
 8006c08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c0a:	7afb      	ldrb	r3, [r7, #11]
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	799b      	ldrb	r3, [r3, #6]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d102      	bne.n	8006c24 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6818      	ldr	r0, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	799b      	ldrb	r3, [r3, #6]
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	6979      	ldr	r1, [r7, #20]
 8006c30:	f001 fc2c 	bl	800848c <USB_EPStartXfer>

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	460b      	mov	r3, r1
 8006c48:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006c4a:	78fb      	ldrb	r3, [r7, #3]
 8006c4c:	f003 030f 	and.w	r3, r3, #15
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	7912      	ldrb	r2, [r2, #4]
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d901      	bls.n	8006c5c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e04f      	b.n	8006cfc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	da0f      	bge.n	8006c84 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c64:	78fb      	ldrb	r3, [r7, #3]
 8006c66:	f003 020f 	and.w	r2, r3, #15
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	00db      	lsls	r3, r3, #3
 8006c6e:	4413      	add	r3, r2
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	3310      	adds	r3, #16
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	4413      	add	r3, r2
 8006c78:	3304      	adds	r3, #4
 8006c7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	705a      	strb	r2, [r3, #1]
 8006c82:	e00d      	b.n	8006ca0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006c84:	78fa      	ldrb	r2, [r7, #3]
 8006c86:	4613      	mov	r3, r2
 8006c88:	00db      	lsls	r3, r3, #3
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	4413      	add	r3, r2
 8006c96:	3304      	adds	r3, #4
 8006c98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ca6:	78fb      	ldrb	r3, [r7, #3]
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	b2da      	uxtb	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d101      	bne.n	8006cc0 <HAL_PCD_EP_SetStall+0x82>
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	e01d      	b.n	8006cfc <HAL_PCD_EP_SetStall+0xbe>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68f9      	ldr	r1, [r7, #12]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f001 ffba 	bl	8008c48 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006cd4:	78fb      	ldrb	r3, [r7, #3]
 8006cd6:	f003 030f 	and.w	r3, r3, #15
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d109      	bne.n	8006cf2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6818      	ldr	r0, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	7999      	ldrb	r1, [r3, #6]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006cec:	461a      	mov	r2, r3
 8006cee:	f002 f9ab 	bl	8009048 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3710      	adds	r7, #16
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006d10:	78fb      	ldrb	r3, [r7, #3]
 8006d12:	f003 030f 	and.w	r3, r3, #15
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	7912      	ldrb	r2, [r2, #4]
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d901      	bls.n	8006d22 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e042      	b.n	8006da8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	da0f      	bge.n	8006d4a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d2a:	78fb      	ldrb	r3, [r7, #3]
 8006d2c:	f003 020f 	and.w	r2, r3, #15
 8006d30:	4613      	mov	r3, r2
 8006d32:	00db      	lsls	r3, r3, #3
 8006d34:	4413      	add	r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	3310      	adds	r3, #16
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	3304      	adds	r3, #4
 8006d40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	705a      	strb	r2, [r3, #1]
 8006d48:	e00f      	b.n	8006d6a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d4a:	78fb      	ldrb	r3, [r7, #3]
 8006d4c:	f003 020f 	and.w	r2, r3, #15
 8006d50:	4613      	mov	r3, r2
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	4413      	add	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	4413      	add	r3, r2
 8006d60:	3304      	adds	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d70:	78fb      	ldrb	r3, [r7, #3]
 8006d72:	f003 030f 	and.w	r3, r3, #15
 8006d76:	b2da      	uxtb	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_PCD_EP_ClrStall+0x86>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e00e      	b.n	8006da8 <HAL_PCD_EP_ClrStall+0xa4>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68f9      	ldr	r1, [r7, #12]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f001 ffc3 	bl	8008d24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	460b      	mov	r3, r1
 8006dba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006dbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	da0c      	bge.n	8006dde <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006dc4:	78fb      	ldrb	r3, [r7, #3]
 8006dc6:	f003 020f 	and.w	r2, r3, #15
 8006dca:	4613      	mov	r3, r2
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	4413      	add	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	3310      	adds	r3, #16
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	4413      	add	r3, r2
 8006dd8:	3304      	adds	r3, #4
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	e00c      	b.n	8006df8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006dde:	78fb      	ldrb	r3, [r7, #3]
 8006de0:	f003 020f 	and.w	r2, r3, #15
 8006de4:	4613      	mov	r3, r2
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	4413      	add	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	4413      	add	r3, r2
 8006df4:	3304      	adds	r3, #4
 8006df6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68f9      	ldr	r1, [r7, #12]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f001 fde2 	bl	80089c8 <USB_EPStopXfer>
 8006e04:	4603      	mov	r3, r0
 8006e06:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006e08:	7afb      	ldrb	r3, [r7, #11]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b08a      	sub	sp, #40	@ 0x28
 8006e16:	af02      	add	r7, sp, #8
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	4413      	add	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	3310      	adds	r3, #16
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	4413      	add	r3, r2
 8006e36:	3304      	adds	r3, #4
 8006e38:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	695a      	ldr	r2, [r3, #20]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d901      	bls.n	8006e4a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e06b      	b.n	8006f22 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	691a      	ldr	r2, [r3, #16]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	69fa      	ldr	r2, [r7, #28]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d902      	bls.n	8006e66 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	3303      	adds	r3, #3
 8006e6a:	089b      	lsrs	r3, r3, #2
 8006e6c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e6e:	e02a      	b.n	8006ec6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	69fa      	ldr	r2, [r7, #28]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d902      	bls.n	8006e8c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	3303      	adds	r3, #3
 8006e90:	089b      	lsrs	r3, r3, #2
 8006e92:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	68d9      	ldr	r1, [r3, #12]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	6978      	ldr	r0, [r7, #20]
 8006eaa:	f001 fe37 	bl	8008b1c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	68da      	ldr	r2, [r3, #12]
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	441a      	add	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	695a      	ldr	r2, [r3, #20]
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	441a      	add	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	015a      	lsls	r2, r3, #5
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006ed6:	69ba      	ldr	r2, [r7, #24]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d809      	bhi.n	8006ef0 <PCD_WriteEmptyTxFifo+0xde>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	695a      	ldr	r2, [r3, #20]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d203      	bcs.n	8006ef0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1bf      	bne.n	8006e70 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	691a      	ldr	r2, [r3, #16]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d811      	bhi.n	8006f20 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	2201      	movs	r2, #1
 8006f04:	fa02 f303 	lsl.w	r3, r2, r3
 8006f08:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	43db      	mvns	r3, r3
 8006f16:	6939      	ldr	r1, [r7, #16]
 8006f18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3720      	adds	r7, #32
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
	...

08006f2c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b088      	sub	sp, #32
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	333c      	adds	r3, #60	@ 0x3c
 8006f44:	3304      	adds	r3, #4
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	015a      	lsls	r2, r3, #5
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	4413      	add	r3, r2
 8006f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	799b      	ldrb	r3, [r3, #6]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d17b      	bne.n	800705a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d015      	beq.n	8006f98 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	4a61      	ldr	r2, [pc, #388]	@ (80070f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	f240 80b9 	bls.w	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f000 80b3 	beq.w	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	015a      	lsls	r2, r3, #5
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	4413      	add	r3, r2
 8006f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f94:	6093      	str	r3, [r2, #8]
 8006f96:	e0a7      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f003 0320 	and.w	r3, r3, #32
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d009      	beq.n	8006fb6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fae:	461a      	mov	r2, r3
 8006fb0:	2320      	movs	r3, #32
 8006fb2:	6093      	str	r3, [r2, #8]
 8006fb4:	e098      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f040 8093 	bne.w	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80070f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d90f      	bls.n	8006fea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00a      	beq.n	8006fea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fe6:	6093      	str	r3, [r2, #8]
 8006fe8:	e07e      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	4613      	mov	r3, r2
 8006fee:	00db      	lsls	r3, r3, #3
 8006ff0:	4413      	add	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a1a      	ldr	r2, [r3, #32]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	0159      	lsls	r1, r3, #5
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	440b      	add	r3, r1
 800700c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007016:	1ad2      	subs	r2, r2, r3
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d114      	bne.n	800704c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d109      	bne.n	800703e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6818      	ldr	r0, [r3, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007034:	461a      	mov	r2, r3
 8007036:	2101      	movs	r1, #1
 8007038:	f002 f806 	bl	8009048 <USB_EP0_OutStart>
 800703c:	e006      	b.n	800704c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	68da      	ldr	r2, [r3, #12]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	441a      	add	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	b2db      	uxtb	r3, r3
 8007050:	4619      	mov	r1, r3
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f003 ff82 	bl	800af5c <HAL_PCD_DataOutStageCallback>
 8007058:	e046      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	4a26      	ldr	r2, [pc, #152]	@ (80070f8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d124      	bne.n	80070ac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00a      	beq.n	8007082 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	015a      	lsls	r2, r3, #5
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	4413      	add	r3, r2
 8007074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007078:	461a      	mov	r2, r3
 800707a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800707e:	6093      	str	r3, [r2, #8]
 8007080:	e032      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	f003 0320 	and.w	r3, r3, #32
 8007088:	2b00      	cmp	r3, #0
 800708a:	d008      	beq.n	800709e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	015a      	lsls	r2, r3, #5
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	4413      	add	r3, r2
 8007094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007098:	461a      	mov	r2, r3
 800709a:	2320      	movs	r3, #32
 800709c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	4619      	mov	r1, r3
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f003 ff59 	bl	800af5c <HAL_PCD_DataOutStageCallback>
 80070aa:	e01d      	b.n	80070e8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d114      	bne.n	80070dc <PCD_EP_OutXfrComplete_int+0x1b0>
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	4613      	mov	r3, r2
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	4413      	add	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	440b      	add	r3, r1
 80070c0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d108      	bne.n	80070dc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6818      	ldr	r0, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80070d4:	461a      	mov	r2, r3
 80070d6:	2100      	movs	r1, #0
 80070d8:	f001 ffb6 	bl	8009048 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	4619      	mov	r1, r3
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f003 ff3a 	bl	800af5c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3720      	adds	r7, #32
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	4f54300a 	.word	0x4f54300a
 80070f8:	4f54310a 	.word	0x4f54310a

080070fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	333c      	adds	r3, #60	@ 0x3c
 8007114:	3304      	adds	r3, #4
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	015a      	lsls	r2, r3, #5
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	4413      	add	r3, r2
 8007122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	4a15      	ldr	r2, [pc, #84]	@ (8007184 <PCD_EP_OutSetupPacket_int+0x88>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d90e      	bls.n	8007150 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007138:	2b00      	cmp	r3, #0
 800713a:	d009      	beq.n	8007150 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	4413      	add	r3, r2
 8007144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007148:	461a      	mov	r2, r3
 800714a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800714e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f003 fef1 	bl	800af38 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	4a0a      	ldr	r2, [pc, #40]	@ (8007184 <PCD_EP_OutSetupPacket_int+0x88>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d90c      	bls.n	8007178 <PCD_EP_OutSetupPacket_int+0x7c>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	799b      	ldrb	r3, [r3, #6]
 8007162:	2b01      	cmp	r3, #1
 8007164:	d108      	bne.n	8007178 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6818      	ldr	r0, [r3, #0]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007170:	461a      	mov	r2, r3
 8007172:	2101      	movs	r1, #1
 8007174:	f001 ff68 	bl	8009048 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3718      	adds	r7, #24
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	4f54300a 	.word	0x4f54300a

08007188 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	460b      	mov	r3, r1
 8007192:	70fb      	strb	r3, [r7, #3]
 8007194:	4613      	mov	r3, r2
 8007196:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80071a0:	78fb      	ldrb	r3, [r7, #3]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d107      	bne.n	80071b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80071a6:	883b      	ldrh	r3, [r7, #0]
 80071a8:	0419      	lsls	r1, r3, #16
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	430a      	orrs	r2, r1
 80071b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80071b4:	e028      	b.n	8007208 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	0c1b      	lsrs	r3, r3, #16
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	4413      	add	r3, r2
 80071c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80071c4:	2300      	movs	r3, #0
 80071c6:	73fb      	strb	r3, [r7, #15]
 80071c8:	e00d      	b.n	80071e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
 80071d0:	3340      	adds	r3, #64	@ 0x40
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	4413      	add	r3, r2
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	0c1b      	lsrs	r3, r3, #16
 80071da:	68ba      	ldr	r2, [r7, #8]
 80071dc:	4413      	add	r3, r2
 80071de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
 80071e2:	3301      	adds	r3, #1
 80071e4:	73fb      	strb	r3, [r7, #15]
 80071e6:	7bfa      	ldrb	r2, [r7, #15]
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	3b01      	subs	r3, #1
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d3ec      	bcc.n	80071ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80071f0:	883b      	ldrh	r3, [r7, #0]
 80071f2:	0418      	lsls	r0, r3, #16
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6819      	ldr	r1, [r3, #0]
 80071f8:	78fb      	ldrb	r3, [r7, #3]
 80071fa:	3b01      	subs	r3, #1
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	4302      	orrs	r2, r0
 8007200:	3340      	adds	r3, #64	@ 0x40
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	440b      	add	r3, r1
 8007206:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3714      	adds	r7, #20
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	460b      	mov	r3, r1
 8007220:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	887a      	ldrh	r2, [r7, #2]
 8007228:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	460b      	mov	r3, r1
 8007242:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e267      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	d075      	beq.n	800735a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800726e:	4b88      	ldr	r3, [pc, #544]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f003 030c 	and.w	r3, r3, #12
 8007276:	2b04      	cmp	r3, #4
 8007278:	d00c      	beq.n	8007294 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800727a:	4b85      	ldr	r3, [pc, #532]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007282:	2b08      	cmp	r3, #8
 8007284:	d112      	bne.n	80072ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007286:	4b82      	ldr	r3, [pc, #520]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800728e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007292:	d10b      	bne.n	80072ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007294:	4b7e      	ldr	r3, [pc, #504]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d05b      	beq.n	8007358 <HAL_RCC_OscConfig+0x108>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d157      	bne.n	8007358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e242      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072b4:	d106      	bne.n	80072c4 <HAL_RCC_OscConfig+0x74>
 80072b6:	4b76      	ldr	r3, [pc, #472]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a75      	ldr	r2, [pc, #468]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	e01d      	b.n	8007300 <HAL_RCC_OscConfig+0xb0>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072cc:	d10c      	bne.n	80072e8 <HAL_RCC_OscConfig+0x98>
 80072ce:	4b70      	ldr	r3, [pc, #448]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a6f      	ldr	r2, [pc, #444]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	4b6d      	ldr	r3, [pc, #436]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a6c      	ldr	r2, [pc, #432]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	e00b      	b.n	8007300 <HAL_RCC_OscConfig+0xb0>
 80072e8:	4b69      	ldr	r3, [pc, #420]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a68      	ldr	r2, [pc, #416]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	4b66      	ldr	r3, [pc, #408]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a65      	ldr	r2, [pc, #404]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80072fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d013      	beq.n	8007330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007308:	f7fa fcb0 	bl	8001c6c <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800730e:	e008      	b.n	8007322 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007310:	f7fa fcac 	bl	8001c6c <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b64      	cmp	r3, #100	@ 0x64
 800731c:	d901      	bls.n	8007322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e207      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007322:	4b5b      	ldr	r3, [pc, #364]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d0f0      	beq.n	8007310 <HAL_RCC_OscConfig+0xc0>
 800732e:	e014      	b.n	800735a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007330:	f7fa fc9c 	bl	8001c6c <HAL_GetTick>
 8007334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007336:	e008      	b.n	800734a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007338:	f7fa fc98 	bl	8001c6c <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	2b64      	cmp	r3, #100	@ 0x64
 8007344:	d901      	bls.n	800734a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e1f3      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800734a:	4b51      	ldr	r3, [pc, #324]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f0      	bne.n	8007338 <HAL_RCC_OscConfig+0xe8>
 8007356:	e000      	b.n	800735a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 0302 	and.w	r3, r3, #2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d063      	beq.n	800742e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007366:	4b4a      	ldr	r3, [pc, #296]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f003 030c 	and.w	r3, r3, #12
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00b      	beq.n	800738a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007372:	4b47      	ldr	r3, [pc, #284]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800737a:	2b08      	cmp	r3, #8
 800737c:	d11c      	bne.n	80073b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800737e:	4b44      	ldr	r3, [pc, #272]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d116      	bne.n	80073b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800738a:	4b41      	ldr	r3, [pc, #260]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <HAL_RCC_OscConfig+0x152>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d001      	beq.n	80073a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e1c7      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073a2:	4b3b      	ldr	r3, [pc, #236]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	00db      	lsls	r3, r3, #3
 80073b0:	4937      	ldr	r1, [pc, #220]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073b6:	e03a      	b.n	800742e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d020      	beq.n	8007402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073c0:	4b34      	ldr	r3, [pc, #208]	@ (8007494 <HAL_RCC_OscConfig+0x244>)
 80073c2:	2201      	movs	r2, #1
 80073c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073c6:	f7fa fc51 	bl	8001c6c <HAL_GetTick>
 80073ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073cc:	e008      	b.n	80073e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ce:	f7fa fc4d 	bl	8001c6c <HAL_GetTick>
 80073d2:	4602      	mov	r2, r0
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d901      	bls.n	80073e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e1a8      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d0f0      	beq.n	80073ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073ec:	4b28      	ldr	r3, [pc, #160]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	00db      	lsls	r3, r3, #3
 80073fa:	4925      	ldr	r1, [pc, #148]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	600b      	str	r3, [r1, #0]
 8007400:	e015      	b.n	800742e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007402:	4b24      	ldr	r3, [pc, #144]	@ (8007494 <HAL_RCC_OscConfig+0x244>)
 8007404:	2200      	movs	r2, #0
 8007406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007408:	f7fa fc30 	bl	8001c6c <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007410:	f7fa fc2c 	bl	8001c6c <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b02      	cmp	r3, #2
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e187      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007422:	4b1b      	ldr	r3, [pc, #108]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0302 	and.w	r3, r3, #2
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1f0      	bne.n	8007410 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0308 	and.w	r3, r3, #8
 8007436:	2b00      	cmp	r3, #0
 8007438:	d036      	beq.n	80074a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d016      	beq.n	8007470 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007442:	4b15      	ldr	r3, [pc, #84]	@ (8007498 <HAL_RCC_OscConfig+0x248>)
 8007444:	2201      	movs	r2, #1
 8007446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007448:	f7fa fc10 	bl	8001c6c <HAL_GetTick>
 800744c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800744e:	e008      	b.n	8007462 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007450:	f7fa fc0c 	bl	8001c6c <HAL_GetTick>
 8007454:	4602      	mov	r2, r0
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	1ad3      	subs	r3, r2, r3
 800745a:	2b02      	cmp	r3, #2
 800745c:	d901      	bls.n	8007462 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e167      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007462:	4b0b      	ldr	r3, [pc, #44]	@ (8007490 <HAL_RCC_OscConfig+0x240>)
 8007464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007466:	f003 0302 	and.w	r3, r3, #2
 800746a:	2b00      	cmp	r3, #0
 800746c:	d0f0      	beq.n	8007450 <HAL_RCC_OscConfig+0x200>
 800746e:	e01b      	b.n	80074a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007470:	4b09      	ldr	r3, [pc, #36]	@ (8007498 <HAL_RCC_OscConfig+0x248>)
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007476:	f7fa fbf9 	bl	8001c6c <HAL_GetTick>
 800747a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800747c:	e00e      	b.n	800749c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800747e:	f7fa fbf5 	bl	8001c6c <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d907      	bls.n	800749c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e150      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
 8007490:	40023800 	.word	0x40023800
 8007494:	42470000 	.word	0x42470000
 8007498:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800749c:	4b88      	ldr	r3, [pc, #544]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800749e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074a0:	f003 0302 	and.w	r3, r3, #2
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1ea      	bne.n	800747e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0304 	and.w	r3, r3, #4
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 8097 	beq.w	80075e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074b6:	2300      	movs	r3, #0
 80074b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074ba:	4b81      	ldr	r3, [pc, #516]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80074bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10f      	bne.n	80074e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074c6:	2300      	movs	r3, #0
 80074c8:	60bb      	str	r3, [r7, #8]
 80074ca:	4b7d      	ldr	r3, [pc, #500]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80074cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ce:	4a7c      	ldr	r2, [pc, #496]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80074d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80074d6:	4b7a      	ldr	r3, [pc, #488]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80074d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074de:	60bb      	str	r3, [r7, #8]
 80074e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074e2:	2301      	movs	r3, #1
 80074e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074e6:	4b77      	ldr	r3, [pc, #476]	@ (80076c4 <HAL_RCC_OscConfig+0x474>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d118      	bne.n	8007524 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074f2:	4b74      	ldr	r3, [pc, #464]	@ (80076c4 <HAL_RCC_OscConfig+0x474>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a73      	ldr	r2, [pc, #460]	@ (80076c4 <HAL_RCC_OscConfig+0x474>)
 80074f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074fe:	f7fa fbb5 	bl	8001c6c <HAL_GetTick>
 8007502:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007504:	e008      	b.n	8007518 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007506:	f7fa fbb1 	bl	8001c6c <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e10c      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007518:	4b6a      	ldr	r3, [pc, #424]	@ (80076c4 <HAL_RCC_OscConfig+0x474>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007520:	2b00      	cmp	r3, #0
 8007522:	d0f0      	beq.n	8007506 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d106      	bne.n	800753a <HAL_RCC_OscConfig+0x2ea>
 800752c:	4b64      	ldr	r3, [pc, #400]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800752e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007530:	4a63      	ldr	r2, [pc, #396]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007532:	f043 0301 	orr.w	r3, r3, #1
 8007536:	6713      	str	r3, [r2, #112]	@ 0x70
 8007538:	e01c      	b.n	8007574 <HAL_RCC_OscConfig+0x324>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	2b05      	cmp	r3, #5
 8007540:	d10c      	bne.n	800755c <HAL_RCC_OscConfig+0x30c>
 8007542:	4b5f      	ldr	r3, [pc, #380]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	4a5e      	ldr	r2, [pc, #376]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007548:	f043 0304 	orr.w	r3, r3, #4
 800754c:	6713      	str	r3, [r2, #112]	@ 0x70
 800754e:	4b5c      	ldr	r3, [pc, #368]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007552:	4a5b      	ldr	r2, [pc, #364]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	6713      	str	r3, [r2, #112]	@ 0x70
 800755a:	e00b      	b.n	8007574 <HAL_RCC_OscConfig+0x324>
 800755c:	4b58      	ldr	r3, [pc, #352]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800755e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007560:	4a57      	ldr	r2, [pc, #348]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007562:	f023 0301 	bic.w	r3, r3, #1
 8007566:	6713      	str	r3, [r2, #112]	@ 0x70
 8007568:	4b55      	ldr	r3, [pc, #340]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800756a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800756c:	4a54      	ldr	r2, [pc, #336]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800756e:	f023 0304 	bic.w	r3, r3, #4
 8007572:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d015      	beq.n	80075a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800757c:	f7fa fb76 	bl	8001c6c <HAL_GetTick>
 8007580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007582:	e00a      	b.n	800759a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007584:	f7fa fb72 	bl	8001c6c <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007592:	4293      	cmp	r3, r2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e0cb      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800759a:	4b49      	ldr	r3, [pc, #292]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800759c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0ee      	beq.n	8007584 <HAL_RCC_OscConfig+0x334>
 80075a6:	e014      	b.n	80075d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075a8:	f7fa fb60 	bl	8001c6c <HAL_GetTick>
 80075ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ae:	e00a      	b.n	80075c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075b0:	f7fa fb5c 	bl	8001c6c <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075be:	4293      	cmp	r3, r2
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e0b5      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075c6:	4b3e      	ldr	r3, [pc, #248]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80075c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1ee      	bne.n	80075b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d105      	bne.n	80075e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075d8:	4b39      	ldr	r3, [pc, #228]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80075da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075dc:	4a38      	ldr	r2, [pc, #224]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80075de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 80a1 	beq.w	8007730 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075ee:	4b34      	ldr	r3, [pc, #208]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 030c 	and.w	r3, r3, #12
 80075f6:	2b08      	cmp	r3, #8
 80075f8:	d05c      	beq.n	80076b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d141      	bne.n	8007686 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007602:	4b31      	ldr	r3, [pc, #196]	@ (80076c8 <HAL_RCC_OscConfig+0x478>)
 8007604:	2200      	movs	r2, #0
 8007606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007608:	f7fa fb30 	bl	8001c6c <HAL_GetTick>
 800760c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800760e:	e008      	b.n	8007622 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007610:	f7fa fb2c 	bl	8001c6c <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b02      	cmp	r3, #2
 800761c:	d901      	bls.n	8007622 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e087      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007622:	4b27      	ldr	r3, [pc, #156]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1f0      	bne.n	8007610 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	69da      	ldr	r2, [r3, #28]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763c:	019b      	lsls	r3, r3, #6
 800763e:	431a      	orrs	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007644:	085b      	lsrs	r3, r3, #1
 8007646:	3b01      	subs	r3, #1
 8007648:	041b      	lsls	r3, r3, #16
 800764a:	431a      	orrs	r2, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007650:	061b      	lsls	r3, r3, #24
 8007652:	491b      	ldr	r1, [pc, #108]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 8007654:	4313      	orrs	r3, r2
 8007656:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007658:	4b1b      	ldr	r3, [pc, #108]	@ (80076c8 <HAL_RCC_OscConfig+0x478>)
 800765a:	2201      	movs	r2, #1
 800765c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800765e:	f7fa fb05 	bl	8001c6c <HAL_GetTick>
 8007662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007664:	e008      	b.n	8007678 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007666:	f7fa fb01 	bl	8001c6c <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	2b02      	cmp	r3, #2
 8007672:	d901      	bls.n	8007678 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007674:	2303      	movs	r3, #3
 8007676:	e05c      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007678:	4b11      	ldr	r3, [pc, #68]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d0f0      	beq.n	8007666 <HAL_RCC_OscConfig+0x416>
 8007684:	e054      	b.n	8007730 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007686:	4b10      	ldr	r3, [pc, #64]	@ (80076c8 <HAL_RCC_OscConfig+0x478>)
 8007688:	2200      	movs	r2, #0
 800768a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800768c:	f7fa faee 	bl	8001c6c <HAL_GetTick>
 8007690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007692:	e008      	b.n	80076a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007694:	f7fa faea 	bl	8001c6c <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d901      	bls.n	80076a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e045      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a6:	4b06      	ldr	r3, [pc, #24]	@ (80076c0 <HAL_RCC_OscConfig+0x470>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1f0      	bne.n	8007694 <HAL_RCC_OscConfig+0x444>
 80076b2:	e03d      	b.n	8007730 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d107      	bne.n	80076cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e038      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
 80076c0:	40023800 	.word	0x40023800
 80076c4:	40007000 	.word	0x40007000
 80076c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076cc:	4b1b      	ldr	r3, [pc, #108]	@ (800773c <HAL_RCC_OscConfig+0x4ec>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d028      	beq.n	800772c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d121      	bne.n	800772c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d11a      	bne.n	800772c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80076fc:	4013      	ands	r3, r2
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007702:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007704:	4293      	cmp	r3, r2
 8007706:	d111      	bne.n	800772c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007712:	085b      	lsrs	r3, r3, #1
 8007714:	3b01      	subs	r3, #1
 8007716:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007718:	429a      	cmp	r2, r3
 800771a:	d107      	bne.n	800772c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007726:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007728:	429a      	cmp	r2, r3
 800772a:	d001      	beq.n	8007730 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e000      	b.n	8007732 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40023800 	.word	0x40023800

08007740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e0cc      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007754:	4b68      	ldr	r3, [pc, #416]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0307 	and.w	r3, r3, #7
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d90c      	bls.n	800777c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007762:	4b65      	ldr	r3, [pc, #404]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	b2d2      	uxtb	r2, r2
 8007768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800776a:	4b63      	ldr	r3, [pc, #396]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 0307 	and.w	r3, r3, #7
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	429a      	cmp	r2, r3
 8007776:	d001      	beq.n	800777c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e0b8      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	d020      	beq.n	80077ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0304 	and.w	r3, r3, #4
 8007790:	2b00      	cmp	r3, #0
 8007792:	d005      	beq.n	80077a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007794:	4b59      	ldr	r3, [pc, #356]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	4a58      	ldr	r2, [pc, #352]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 800779a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800779e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0308 	and.w	r3, r3, #8
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d005      	beq.n	80077b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077ac:	4b53      	ldr	r3, [pc, #332]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	4a52      	ldr	r2, [pc, #328]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80077b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80077b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077b8:	4b50      	ldr	r3, [pc, #320]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	494d      	ldr	r1, [pc, #308]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80077c6:	4313      	orrs	r3, r2
 80077c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d044      	beq.n	8007860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d107      	bne.n	80077ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077de:	4b47      	ldr	r3, [pc, #284]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d119      	bne.n	800781e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e07f      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d003      	beq.n	80077fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d107      	bne.n	800780e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077fe:	4b3f      	ldr	r3, [pc, #252]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d109      	bne.n	800781e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e06f      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800780e:	4b3b      	ldr	r3, [pc, #236]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0302 	and.w	r3, r3, #2
 8007816:	2b00      	cmp	r3, #0
 8007818:	d101      	bne.n	800781e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e067      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800781e:	4b37      	ldr	r3, [pc, #220]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f023 0203 	bic.w	r2, r3, #3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	4934      	ldr	r1, [pc, #208]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 800782c:	4313      	orrs	r3, r2
 800782e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007830:	f7fa fa1c 	bl	8001c6c <HAL_GetTick>
 8007834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007836:	e00a      	b.n	800784e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007838:	f7fa fa18 	bl	8001c6c <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007846:	4293      	cmp	r3, r2
 8007848:	d901      	bls.n	800784e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e04f      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800784e:	4b2b      	ldr	r3, [pc, #172]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f003 020c 	and.w	r2, r3, #12
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	429a      	cmp	r2, r3
 800785e:	d1eb      	bne.n	8007838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007860:	4b25      	ldr	r3, [pc, #148]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f003 0307 	and.w	r3, r3, #7
 8007868:	683a      	ldr	r2, [r7, #0]
 800786a:	429a      	cmp	r2, r3
 800786c:	d20c      	bcs.n	8007888 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800786e:	4b22      	ldr	r3, [pc, #136]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	b2d2      	uxtb	r2, r2
 8007874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007876:	4b20      	ldr	r3, [pc, #128]	@ (80078f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 0307 	and.w	r3, r3, #7
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	d001      	beq.n	8007888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e032      	b.n	80078ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	d008      	beq.n	80078a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007894:	4b19      	ldr	r3, [pc, #100]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	4916      	ldr	r1, [pc, #88]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0308 	and.w	r3, r3, #8
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d009      	beq.n	80078c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078b2:	4b12      	ldr	r3, [pc, #72]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	00db      	lsls	r3, r3, #3
 80078c0:	490e      	ldr	r1, [pc, #56]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80078c2:	4313      	orrs	r3, r2
 80078c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078c6:	f000 f821 	bl	800790c <HAL_RCC_GetSysClockFreq>
 80078ca:	4602      	mov	r2, r0
 80078cc:	4b0b      	ldr	r3, [pc, #44]	@ (80078fc <HAL_RCC_ClockConfig+0x1bc>)
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	091b      	lsrs	r3, r3, #4
 80078d2:	f003 030f 	and.w	r3, r3, #15
 80078d6:	490a      	ldr	r1, [pc, #40]	@ (8007900 <HAL_RCC_ClockConfig+0x1c0>)
 80078d8:	5ccb      	ldrb	r3, [r1, r3]
 80078da:	fa22 f303 	lsr.w	r3, r2, r3
 80078de:	4a09      	ldr	r2, [pc, #36]	@ (8007904 <HAL_RCC_ClockConfig+0x1c4>)
 80078e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80078e2:	4b09      	ldr	r3, [pc, #36]	@ (8007908 <HAL_RCC_ClockConfig+0x1c8>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7fa f97c 	bl	8001be4 <HAL_InitTick>

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	40023c00 	.word	0x40023c00
 80078fc:	40023800 	.word	0x40023800
 8007900:	0800fbb0 	.word	0x0800fbb0
 8007904:	20000000 	.word	0x20000000
 8007908:	20000004 	.word	0x20000004

0800790c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800790c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007910:	b090      	sub	sp, #64	@ 0x40
 8007912:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007924:	4b59      	ldr	r3, [pc, #356]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 030c 	and.w	r3, r3, #12
 800792c:	2b08      	cmp	r3, #8
 800792e:	d00d      	beq.n	800794c <HAL_RCC_GetSysClockFreq+0x40>
 8007930:	2b08      	cmp	r3, #8
 8007932:	f200 80a1 	bhi.w	8007a78 <HAL_RCC_GetSysClockFreq+0x16c>
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <HAL_RCC_GetSysClockFreq+0x34>
 800793a:	2b04      	cmp	r3, #4
 800793c:	d003      	beq.n	8007946 <HAL_RCC_GetSysClockFreq+0x3a>
 800793e:	e09b      	b.n	8007a78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007940:	4b53      	ldr	r3, [pc, #332]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0x184>)
 8007942:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007944:	e09b      	b.n	8007a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007946:	4b53      	ldr	r3, [pc, #332]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007948:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800794a:	e098      	b.n	8007a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800794c:	4b4f      	ldr	r3, [pc, #316]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007954:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007956:	4b4d      	ldr	r3, [pc, #308]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800795e:	2b00      	cmp	r3, #0
 8007960:	d028      	beq.n	80079b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007962:	4b4a      	ldr	r3, [pc, #296]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	099b      	lsrs	r3, r3, #6
 8007968:	2200      	movs	r2, #0
 800796a:	623b      	str	r3, [r7, #32]
 800796c:	627a      	str	r2, [r7, #36]	@ 0x24
 800796e:	6a3b      	ldr	r3, [r7, #32]
 8007970:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007974:	2100      	movs	r1, #0
 8007976:	4b47      	ldr	r3, [pc, #284]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007978:	fb03 f201 	mul.w	r2, r3, r1
 800797c:	2300      	movs	r3, #0
 800797e:	fb00 f303 	mul.w	r3, r0, r3
 8007982:	4413      	add	r3, r2
 8007984:	4a43      	ldr	r2, [pc, #268]	@ (8007a94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007986:	fba0 1202 	umull	r1, r2, r0, r2
 800798a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800798c:	460a      	mov	r2, r1
 800798e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007992:	4413      	add	r3, r2
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007998:	2200      	movs	r2, #0
 800799a:	61bb      	str	r3, [r7, #24]
 800799c:	61fa      	str	r2, [r7, #28]
 800799e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80079a6:	f7f9 f977 	bl	8000c98 <__aeabi_uldivmod>
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	4613      	mov	r3, r2
 80079b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079b2:	e053      	b.n	8007a5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079b4:	4b35      	ldr	r3, [pc, #212]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	099b      	lsrs	r3, r3, #6
 80079ba:	2200      	movs	r2, #0
 80079bc:	613b      	str	r3, [r7, #16]
 80079be:	617a      	str	r2, [r7, #20]
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80079c6:	f04f 0b00 	mov.w	fp, #0
 80079ca:	4652      	mov	r2, sl
 80079cc:	465b      	mov	r3, fp
 80079ce:	f04f 0000 	mov.w	r0, #0
 80079d2:	f04f 0100 	mov.w	r1, #0
 80079d6:	0159      	lsls	r1, r3, #5
 80079d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079dc:	0150      	lsls	r0, r2, #5
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	ebb2 080a 	subs.w	r8, r2, sl
 80079e6:	eb63 090b 	sbc.w	r9, r3, fp
 80079ea:	f04f 0200 	mov.w	r2, #0
 80079ee:	f04f 0300 	mov.w	r3, #0
 80079f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80079f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80079fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80079fe:	ebb2 0408 	subs.w	r4, r2, r8
 8007a02:	eb63 0509 	sbc.w	r5, r3, r9
 8007a06:	f04f 0200 	mov.w	r2, #0
 8007a0a:	f04f 0300 	mov.w	r3, #0
 8007a0e:	00eb      	lsls	r3, r5, #3
 8007a10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a14:	00e2      	lsls	r2, r4, #3
 8007a16:	4614      	mov	r4, r2
 8007a18:	461d      	mov	r5, r3
 8007a1a:	eb14 030a 	adds.w	r3, r4, sl
 8007a1e:	603b      	str	r3, [r7, #0]
 8007a20:	eb45 030b 	adc.w	r3, r5, fp
 8007a24:	607b      	str	r3, [r7, #4]
 8007a26:	f04f 0200 	mov.w	r2, #0
 8007a2a:	f04f 0300 	mov.w	r3, #0
 8007a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a32:	4629      	mov	r1, r5
 8007a34:	028b      	lsls	r3, r1, #10
 8007a36:	4621      	mov	r1, r4
 8007a38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	028a      	lsls	r2, r1, #10
 8007a40:	4610      	mov	r0, r2
 8007a42:	4619      	mov	r1, r3
 8007a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a46:	2200      	movs	r2, #0
 8007a48:	60bb      	str	r3, [r7, #8]
 8007a4a:	60fa      	str	r2, [r7, #12]
 8007a4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a50:	f7f9 f922 	bl	8000c98 <__aeabi_uldivmod>
 8007a54:	4602      	mov	r2, r0
 8007a56:	460b      	mov	r3, r1
 8007a58:	4613      	mov	r3, r2
 8007a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	0c1b      	lsrs	r3, r3, #16
 8007a62:	f003 0303 	and.w	r3, r3, #3
 8007a66:	3301      	adds	r3, #1
 8007a68:	005b      	lsls	r3, r3, #1
 8007a6a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007a6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a76:	e002      	b.n	8007a7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a78:	4b05      	ldr	r3, [pc, #20]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3740      	adds	r7, #64	@ 0x40
 8007a84:	46bd      	mov	sp, r7
 8007a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a8a:	bf00      	nop
 8007a8c:	40023800 	.word	0x40023800
 8007a90:	00f42400 	.word	0x00f42400
 8007a94:	017d7840 	.word	0x017d7840

08007a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a9c:	4b03      	ldr	r3, [pc, #12]	@ (8007aac <HAL_RCC_GetHCLKFreq+0x14>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20000000 	.word	0x20000000

08007ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ab4:	f7ff fff0 	bl	8007a98 <HAL_RCC_GetHCLKFreq>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	4b05      	ldr	r3, [pc, #20]	@ (8007ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	0a9b      	lsrs	r3, r3, #10
 8007ac0:	f003 0307 	and.w	r3, r3, #7
 8007ac4:	4903      	ldr	r1, [pc, #12]	@ (8007ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ac6:	5ccb      	ldrb	r3, [r1, r3]
 8007ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	40023800 	.word	0x40023800
 8007ad4:	0800fbc0 	.word	0x0800fbc0

08007ad8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ad8:	b084      	sub	sp, #16
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b084      	sub	sp, #16
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
 8007ae2:	f107 001c 	add.w	r0, r7, #28
 8007ae6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007aea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d123      	bne.n	8007b3a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007b06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007b1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d105      	bne.n	8007b2e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f001 fae8 	bl	8009104 <USB_CoreReset>
 8007b34:	4603      	mov	r3, r0
 8007b36:	73fb      	strb	r3, [r7, #15]
 8007b38:	e01b      	b.n	8007b72 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f001 fadc 	bl	8009104 <USB_CoreReset>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007b50:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d106      	bne.n	8007b66 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	639a      	str	r2, [r3, #56]	@ 0x38
 8007b64:	e005      	b.n	8007b72 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007b72:	7fbb      	ldrb	r3, [r7, #30]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d10b      	bne.n	8007b90 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f043 0206 	orr.w	r2, r3, #6
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f043 0220 	orr.w	r2, r3, #32
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b9c:	b004      	add	sp, #16
 8007b9e:	4770      	bx	lr

08007ba0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	4613      	mov	r3, r2
 8007bac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007bae:	79fb      	ldrb	r3, [r7, #7]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d165      	bne.n	8007c80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4a41      	ldr	r2, [pc, #260]	@ (8007cbc <USB_SetTurnaroundTime+0x11c>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d906      	bls.n	8007bca <USB_SetTurnaroundTime+0x2a>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	4a40      	ldr	r2, [pc, #256]	@ (8007cc0 <USB_SetTurnaroundTime+0x120>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d202      	bcs.n	8007bca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007bc4:	230f      	movs	r3, #15
 8007bc6:	617b      	str	r3, [r7, #20]
 8007bc8:	e062      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	4a3c      	ldr	r2, [pc, #240]	@ (8007cc0 <USB_SetTurnaroundTime+0x120>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d306      	bcc.n	8007be0 <USB_SetTurnaroundTime+0x40>
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8007cc4 <USB_SetTurnaroundTime+0x124>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d202      	bcs.n	8007be0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007bda:	230e      	movs	r3, #14
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	e057      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4a38      	ldr	r2, [pc, #224]	@ (8007cc4 <USB_SetTurnaroundTime+0x124>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d306      	bcc.n	8007bf6 <USB_SetTurnaroundTime+0x56>
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	4a37      	ldr	r2, [pc, #220]	@ (8007cc8 <USB_SetTurnaroundTime+0x128>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d202      	bcs.n	8007bf6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007bf0:	230d      	movs	r3, #13
 8007bf2:	617b      	str	r3, [r7, #20]
 8007bf4:	e04c      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	4a33      	ldr	r2, [pc, #204]	@ (8007cc8 <USB_SetTurnaroundTime+0x128>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d306      	bcc.n	8007c0c <USB_SetTurnaroundTime+0x6c>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	4a32      	ldr	r2, [pc, #200]	@ (8007ccc <USB_SetTurnaroundTime+0x12c>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d802      	bhi.n	8007c0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007c06:	230c      	movs	r3, #12
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	e041      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8007ccc <USB_SetTurnaroundTime+0x12c>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d906      	bls.n	8007c22 <USB_SetTurnaroundTime+0x82>
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	4a2e      	ldr	r2, [pc, #184]	@ (8007cd0 <USB_SetTurnaroundTime+0x130>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d802      	bhi.n	8007c22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007c1c:	230b      	movs	r3, #11
 8007c1e:	617b      	str	r3, [r7, #20]
 8007c20:	e036      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	4a2a      	ldr	r2, [pc, #168]	@ (8007cd0 <USB_SetTurnaroundTime+0x130>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d906      	bls.n	8007c38 <USB_SetTurnaroundTime+0x98>
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	4a29      	ldr	r2, [pc, #164]	@ (8007cd4 <USB_SetTurnaroundTime+0x134>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d802      	bhi.n	8007c38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007c32:	230a      	movs	r3, #10
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	e02b      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	4a26      	ldr	r2, [pc, #152]	@ (8007cd4 <USB_SetTurnaroundTime+0x134>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d906      	bls.n	8007c4e <USB_SetTurnaroundTime+0xae>
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	4a25      	ldr	r2, [pc, #148]	@ (8007cd8 <USB_SetTurnaroundTime+0x138>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d202      	bcs.n	8007c4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c48:	2309      	movs	r3, #9
 8007c4a:	617b      	str	r3, [r7, #20]
 8007c4c:	e020      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	4a21      	ldr	r2, [pc, #132]	@ (8007cd8 <USB_SetTurnaroundTime+0x138>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d306      	bcc.n	8007c64 <USB_SetTurnaroundTime+0xc4>
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	4a20      	ldr	r2, [pc, #128]	@ (8007cdc <USB_SetTurnaroundTime+0x13c>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d802      	bhi.n	8007c64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c5e:	2308      	movs	r3, #8
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	e015      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	4a1d      	ldr	r2, [pc, #116]	@ (8007cdc <USB_SetTurnaroundTime+0x13c>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d906      	bls.n	8007c7a <USB_SetTurnaroundTime+0xda>
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ce0 <USB_SetTurnaroundTime+0x140>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d202      	bcs.n	8007c7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c74:	2307      	movs	r3, #7
 8007c76:	617b      	str	r3, [r7, #20]
 8007c78:	e00a      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c7a:	2306      	movs	r3, #6
 8007c7c:	617b      	str	r3, [r7, #20]
 8007c7e:	e007      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c80:	79fb      	ldrb	r3, [r7, #7]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d102      	bne.n	8007c8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c86:	2309      	movs	r3, #9
 8007c88:	617b      	str	r3, [r7, #20]
 8007c8a:	e001      	b.n	8007c90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c8c:	2309      	movs	r3, #9
 8007c8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	68da      	ldr	r2, [r3, #12]
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	029b      	lsls	r3, r3, #10
 8007ca4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007ca8:	431a      	orrs	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	371c      	adds	r7, #28
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	00d8acbf 	.word	0x00d8acbf
 8007cc0:	00e4e1c0 	.word	0x00e4e1c0
 8007cc4:	00f42400 	.word	0x00f42400
 8007cc8:	01067380 	.word	0x01067380
 8007ccc:	011a499f 	.word	0x011a499f
 8007cd0:	01312cff 	.word	0x01312cff
 8007cd4:	014ca43f 	.word	0x014ca43f
 8007cd8:	016e3600 	.word	0x016e3600
 8007cdc:	01a6ab1f 	.word	0x01a6ab1f
 8007ce0:	01e84800 	.word	0x01e84800

08007ce4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f043 0201 	orr.w	r2, r3, #1
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	f023 0201 	bic.w	r2, r3, #1
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	460b      	mov	r3, r1
 8007d32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d44:	78fb      	ldrb	r3, [r7, #3]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d115      	bne.n	8007d76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d56:	200a      	movs	r0, #10
 8007d58:	f7f9 ff94 	bl	8001c84 <HAL_Delay>
      ms += 10U;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	330a      	adds	r3, #10
 8007d60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f001 f93f 	bl	8008fe6 <USB_GetMode>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d01e      	beq.n	8007dac <USB_SetCurrentMode+0x84>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d72:	d9f0      	bls.n	8007d56 <USB_SetCurrentMode+0x2e>
 8007d74:	e01a      	b.n	8007dac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d76:	78fb      	ldrb	r3, [r7, #3]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d115      	bne.n	8007da8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d88:	200a      	movs	r0, #10
 8007d8a:	f7f9 ff7b 	bl	8001c84 <HAL_Delay>
      ms += 10U;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	330a      	adds	r3, #10
 8007d92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f001 f926 	bl	8008fe6 <USB_GetMode>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d005      	beq.n	8007dac <USB_SetCurrentMode+0x84>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007da4:	d9f0      	bls.n	8007d88 <USB_SetCurrentMode+0x60>
 8007da6:	e001      	b.n	8007dac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e005      	b.n	8007db8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2bc8      	cmp	r3, #200	@ 0xc8
 8007db0:	d101      	bne.n	8007db6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e000      	b.n	8007db8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3710      	adds	r7, #16
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007dc0:	b084      	sub	sp, #16
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b086      	sub	sp, #24
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
 8007dca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007dce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dda:	2300      	movs	r3, #0
 8007ddc:	613b      	str	r3, [r7, #16]
 8007dde:	e009      	b.n	8007df4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	3340      	adds	r3, #64	@ 0x40
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	4413      	add	r3, r2
 8007dea:	2200      	movs	r2, #0
 8007dec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	3301      	adds	r3, #1
 8007df2:	613b      	str	r3, [r7, #16]
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	2b0e      	cmp	r3, #14
 8007df8:	d9f2      	bls.n	8007de0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007dfa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d11c      	bne.n	8007e3c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e10:	f043 0302 	orr.w	r3, r3, #2
 8007e14:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e26:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e32:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e3a:	e00b      	b.n	8007e54 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e40:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e60:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d10d      	bne.n	8007e84 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d104      	bne.n	8007e7a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e70:	2100      	movs	r1, #0
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 f968 	bl	8008148 <USB_SetDevSpeed>
 8007e78:	e008      	b.n	8007e8c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e7a:	2101      	movs	r1, #1
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 f963 	bl	8008148 <USB_SetDevSpeed>
 8007e82:	e003      	b.n	8007e8c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e84:	2103      	movs	r1, #3
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f95e 	bl	8008148 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e8c:	2110      	movs	r1, #16
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 f8fa 	bl	8008088 <USB_FlushTxFifo>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d001      	beq.n	8007e9e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 f924 	bl	80080ec <USB_FlushRxFifo>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d001      	beq.n	8007eae <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ecc:	461a      	mov	r2, r3
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	613b      	str	r3, [r7, #16]
 8007ed6:	e043      	b.n	8007f60 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007eee:	d118      	bne.n	8007f22 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10a      	bne.n	8007f0c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	015a      	lsls	r2, r3, #5
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	4413      	add	r3, r2
 8007efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f02:	461a      	mov	r2, r3
 8007f04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f08:	6013      	str	r3, [r2, #0]
 8007f0a:	e013      	b.n	8007f34 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f18:	461a      	mov	r2, r3
 8007f1a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f1e:	6013      	str	r3, [r2, #0]
 8007f20:	e008      	b.n	8007f34 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	015a      	lsls	r2, r3, #5
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	4413      	add	r3, r2
 8007f2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f2e:	461a      	mov	r2, r3
 8007f30:	2300      	movs	r3, #0
 8007f32:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f40:	461a      	mov	r2, r3
 8007f42:	2300      	movs	r3, #0
 8007f44:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	015a      	lsls	r2, r3, #5
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f52:	461a      	mov	r2, r3
 8007f54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	613b      	str	r3, [r7, #16]
 8007f60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f64:	461a      	mov	r2, r3
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d3b5      	bcc.n	8007ed8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	613b      	str	r3, [r7, #16]
 8007f70:	e043      	b.n	8007ffa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	015a      	lsls	r2, r3, #5
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	4413      	add	r3, r2
 8007f7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f88:	d118      	bne.n	8007fbc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10a      	bne.n	8007fa6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007fa2:	6013      	str	r3, [r2, #0]
 8007fa4:	e013      	b.n	8007fce <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	015a      	lsls	r2, r3, #5
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4413      	add	r3, r2
 8007fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007fb8:	6013      	str	r3, [r2, #0]
 8007fba:	e008      	b.n	8007fce <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	015a      	lsls	r2, r3, #5
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fc8:	461a      	mov	r2, r3
 8007fca:	2300      	movs	r3, #0
 8007fcc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	015a      	lsls	r2, r3, #5
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fda:	461a      	mov	r2, r3
 8007fdc:	2300      	movs	r3, #0
 8007fde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fec:	461a      	mov	r2, r3
 8007fee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ff2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	613b      	str	r3, [r7, #16]
 8007ffa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ffe:	461a      	mov	r2, r3
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	4293      	cmp	r3, r2
 8008004:	d3b5      	bcc.n	8007f72 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008018:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008026:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008028:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800802c:	2b00      	cmp	r3, #0
 800802e:	d105      	bne.n	800803c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	699b      	ldr	r3, [r3, #24]
 8008034:	f043 0210 	orr.w	r2, r3, #16
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699a      	ldr	r2, [r3, #24]
 8008040:	4b10      	ldr	r3, [pc, #64]	@ (8008084 <USB_DevInit+0x2c4>)
 8008042:	4313      	orrs	r3, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008048:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800804c:	2b00      	cmp	r3, #0
 800804e:	d005      	beq.n	800805c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	f043 0208 	orr.w	r2, r3, #8
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800805c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008060:	2b01      	cmp	r3, #1
 8008062:	d107      	bne.n	8008074 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800806c:	f043 0304 	orr.w	r3, r3, #4
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008074:	7dfb      	ldrb	r3, [r7, #23]
}
 8008076:	4618      	mov	r0, r3
 8008078:	3718      	adds	r7, #24
 800807a:	46bd      	mov	sp, r7
 800807c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008080:	b004      	add	sp, #16
 8008082:	4770      	bx	lr
 8008084:	803c3800 	.word	0x803c3800

08008088 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008092:	2300      	movs	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3301      	adds	r3, #1
 800809a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080a2:	d901      	bls.n	80080a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e01b      	b.n	80080e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	daf2      	bge.n	8008096 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80080b0:	2300      	movs	r3, #0
 80080b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	019b      	lsls	r3, r3, #6
 80080b8:	f043 0220 	orr.w	r2, r3, #32
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	3301      	adds	r3, #1
 80080c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080cc:	d901      	bls.n	80080d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e006      	b.n	80080e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b20      	cmp	r3, #32
 80080dc:	d0f0      	beq.n	80080c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3714      	adds	r7, #20
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	3301      	adds	r3, #1
 80080fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008104:	d901      	bls.n	800810a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e018      	b.n	800813c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	2b00      	cmp	r3, #0
 8008110:	daf2      	bge.n	80080f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008112:	2300      	movs	r3, #0
 8008114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2210      	movs	r2, #16
 800811a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3301      	adds	r3, #1
 8008120:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008128:	d901      	bls.n	800812e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e006      	b.n	800813c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	f003 0310 	and.w	r3, r3, #16
 8008136:	2b10      	cmp	r3, #16
 8008138:	d0f0      	beq.n	800811c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3714      	adds	r7, #20
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	68f9      	ldr	r1, [r7, #12]
 8008164:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008168:	4313      	orrs	r3, r2
 800816a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr

0800817a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800817a:	b480      	push	{r7}
 800817c:	b087      	sub	sp, #28
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	f003 0306 	and.w	r3, r3, #6
 8008192:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d102      	bne.n	80081a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800819a:	2300      	movs	r3, #0
 800819c:	75fb      	strb	r3, [r7, #23]
 800819e:	e00a      	b.n	80081b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d002      	beq.n	80081ac <USB_GetDevSpeed+0x32>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b06      	cmp	r3, #6
 80081aa:	d102      	bne.n	80081b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80081ac:	2302      	movs	r3, #2
 80081ae:	75fb      	strb	r3, [r7, #23]
 80081b0:	e001      	b.n	80081b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80081b2:	230f      	movs	r3, #15
 80081b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80081b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	371c      	adds	r7, #28
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	785b      	ldrb	r3, [r3, #1]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d13a      	bne.n	8008256 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081e6:	69da      	ldr	r2, [r3, #28]
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	f003 030f 	and.w	r3, r3, #15
 80081f0:	2101      	movs	r1, #1
 80081f2:	fa01 f303 	lsl.w	r3, r1, r3
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	68f9      	ldr	r1, [r7, #12]
 80081fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081fe:	4313      	orrs	r3, r2
 8008200:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	015a      	lsls	r2, r3, #5
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	4413      	add	r3, r2
 800820a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d155      	bne.n	80082c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	791b      	ldrb	r3, [r3, #4]
 8008232:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008234:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	059b      	lsls	r3, r3, #22
 800823a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800823c:	4313      	orrs	r3, r2
 800823e:	68ba      	ldr	r2, [r7, #8]
 8008240:	0151      	lsls	r1, r2, #5
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	440a      	add	r2, r1
 8008246:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800824a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800824e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	e036      	b.n	80082c4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800825c:	69da      	ldr	r2, [r3, #28]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	f003 030f 	and.w	r3, r3, #15
 8008266:	2101      	movs	r1, #1
 8008268:	fa01 f303 	lsl.w	r3, r1, r3
 800826c:	041b      	lsls	r3, r3, #16
 800826e:	68f9      	ldr	r1, [r7, #12]
 8008270:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008274:	4313      	orrs	r3, r2
 8008276:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	015a      	lsls	r2, r3, #5
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	4413      	add	r3, r2
 8008280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800828a:	2b00      	cmp	r3, #0
 800828c:	d11a      	bne.n	80082c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	015a      	lsls	r2, r3, #5
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4413      	add	r3, r2
 8008296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	791b      	ldrb	r3, [r3, #4]
 80082a8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80082aa:	430b      	orrs	r3, r1
 80082ac:	4313      	orrs	r3, r2
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	0151      	lsls	r1, r2, #5
 80082b2:	68fa      	ldr	r2, [r7, #12]
 80082b4:	440a      	add	r2, r1
 80082b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082c2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
	...

080082d4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	785b      	ldrb	r3, [r3, #1]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d161      	bne.n	80083b4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008302:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008306:	d11f      	bne.n	8008348 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	4413      	add	r3, r2
 8008310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	0151      	lsls	r1, r2, #5
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	440a      	add	r2, r1
 800831e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008322:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008326:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	4413      	add	r3, r2
 8008330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	0151      	lsls	r1, r2, #5
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	440a      	add	r2, r1
 800833e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008342:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008346:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800834e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	f003 030f 	and.w	r3, r3, #15
 8008358:	2101      	movs	r1, #1
 800835a:	fa01 f303 	lsl.w	r3, r1, r3
 800835e:	b29b      	uxth	r3, r3
 8008360:	43db      	mvns	r3, r3
 8008362:	68f9      	ldr	r1, [r7, #12]
 8008364:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008368:	4013      	ands	r3, r2
 800836a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008372:	69da      	ldr	r2, [r3, #28]
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	f003 030f 	and.w	r3, r3, #15
 800837c:	2101      	movs	r1, #1
 800837e:	fa01 f303 	lsl.w	r3, r1, r3
 8008382:	b29b      	uxth	r3, r3
 8008384:	43db      	mvns	r3, r3
 8008386:	68f9      	ldr	r1, [r7, #12]
 8008388:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800838c:	4013      	ands	r3, r2
 800838e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	015a      	lsls	r2, r3, #5
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	0159      	lsls	r1, r3, #5
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	440b      	add	r3, r1
 80083a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083aa:	4619      	mov	r1, r3
 80083ac:	4b35      	ldr	r3, [pc, #212]	@ (8008484 <USB_DeactivateEndpoint+0x1b0>)
 80083ae:	4013      	ands	r3, r2
 80083b0:	600b      	str	r3, [r1, #0]
 80083b2:	e060      	b.n	8008476 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083ca:	d11f      	bne.n	800840c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	015a      	lsls	r2, r3, #5
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4413      	add	r3, r2
 80083d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	0151      	lsls	r1, r2, #5
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	440a      	add	r2, r1
 80083e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80083ea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	0151      	lsls	r1, r2, #5
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	440a      	add	r2, r1
 8008402:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008406:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800840a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008412:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	f003 030f 	and.w	r3, r3, #15
 800841c:	2101      	movs	r1, #1
 800841e:	fa01 f303 	lsl.w	r3, r1, r3
 8008422:	041b      	lsls	r3, r3, #16
 8008424:	43db      	mvns	r3, r3
 8008426:	68f9      	ldr	r1, [r7, #12]
 8008428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800842c:	4013      	ands	r3, r2
 800842e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008436:	69da      	ldr	r2, [r3, #28]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	2101      	movs	r1, #1
 8008442:	fa01 f303 	lsl.w	r3, r1, r3
 8008446:	041b      	lsls	r3, r3, #16
 8008448:	43db      	mvns	r3, r3
 800844a:	68f9      	ldr	r1, [r7, #12]
 800844c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008450:	4013      	ands	r3, r2
 8008452:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	0159      	lsls	r1, r3, #5
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	440b      	add	r3, r1
 800846a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800846e:	4619      	mov	r1, r3
 8008470:	4b05      	ldr	r3, [pc, #20]	@ (8008488 <USB_DeactivateEndpoint+0x1b4>)
 8008472:	4013      	ands	r3, r2
 8008474:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3714      	adds	r7, #20
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr
 8008484:	ec337800 	.word	0xec337800
 8008488:	eff37800 	.word	0xeff37800

0800848c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b08a      	sub	sp, #40	@ 0x28
 8008490:	af02      	add	r7, sp, #8
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	4613      	mov	r3, r2
 8008498:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	785b      	ldrb	r3, [r3, #1]
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	f040 817f 	bne.w	80087ac <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d132      	bne.n	800851c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	69ba      	ldr	r2, [r7, #24]
 80084c6:	0151      	lsls	r1, r2, #5
 80084c8:	69fa      	ldr	r2, [r7, #28]
 80084ca:	440a      	add	r2, r1
 80084cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084d0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80084d4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80084d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	015a      	lsls	r2, r3, #5
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	4413      	add	r3, r2
 80084e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	69ba      	ldr	r2, [r7, #24]
 80084ea:	0151      	lsls	r1, r2, #5
 80084ec:	69fa      	ldr	r2, [r7, #28]
 80084ee:	440a      	add	r2, r1
 80084f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	015a      	lsls	r2, r3, #5
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	4413      	add	r3, r2
 8008502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	69ba      	ldr	r2, [r7, #24]
 800850a:	0151      	lsls	r1, r2, #5
 800850c:	69fa      	ldr	r2, [r7, #28]
 800850e:	440a      	add	r2, r1
 8008510:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008514:	0cdb      	lsrs	r3, r3, #19
 8008516:	04db      	lsls	r3, r3, #19
 8008518:	6113      	str	r3, [r2, #16]
 800851a:	e097      	b.n	800864c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	4413      	add	r3, r2
 8008524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	69ba      	ldr	r2, [r7, #24]
 800852c:	0151      	lsls	r1, r2, #5
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	440a      	add	r2, r1
 8008532:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008536:	0cdb      	lsrs	r3, r3, #19
 8008538:	04db      	lsls	r3, r3, #19
 800853a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	69ba      	ldr	r2, [r7, #24]
 800854c:	0151      	lsls	r1, r2, #5
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	440a      	add	r2, r1
 8008552:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008556:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800855a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800855e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d11a      	bne.n	800859c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	691a      	ldr	r2, [r3, #16]
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	429a      	cmp	r2, r3
 8008570:	d903      	bls.n	800857a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	689a      	ldr	r2, [r3, #8]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	4413      	add	r3, r2
 8008582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	69ba      	ldr	r2, [r7, #24]
 800858a:	0151      	lsls	r1, r2, #5
 800858c:	69fa      	ldr	r2, [r7, #28]
 800858e:	440a      	add	r2, r1
 8008590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008598:	6113      	str	r3, [r2, #16]
 800859a:	e044      	b.n	8008626 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	691a      	ldr	r2, [r3, #16]
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	4413      	add	r3, r2
 80085a6:	1e5a      	subs	r2, r3, #1
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80085b0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085be:	691a      	ldr	r2, [r3, #16]
 80085c0:	8afb      	ldrh	r3, [r7, #22]
 80085c2:	04d9      	lsls	r1, r3, #19
 80085c4:	4ba4      	ldr	r3, [pc, #656]	@ (8008858 <USB_EPStartXfer+0x3cc>)
 80085c6:	400b      	ands	r3, r1
 80085c8:	69b9      	ldr	r1, [r7, #24]
 80085ca:	0148      	lsls	r0, r1, #5
 80085cc:	69f9      	ldr	r1, [r7, #28]
 80085ce:	4401      	add	r1, r0
 80085d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085d4:	4313      	orrs	r3, r2
 80085d6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	791b      	ldrb	r3, [r3, #4]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d122      	bne.n	8008626 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	015a      	lsls	r2, r3, #5
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	4413      	add	r3, r2
 80085e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	69ba      	ldr	r2, [r7, #24]
 80085f0:	0151      	lsls	r1, r2, #5
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	440a      	add	r2, r1
 80085f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80085fe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	015a      	lsls	r2, r3, #5
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	4413      	add	r3, r2
 8008608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800860c:	691a      	ldr	r2, [r3, #16]
 800860e:	8afb      	ldrh	r3, [r7, #22]
 8008610:	075b      	lsls	r3, r3, #29
 8008612:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008616:	69b9      	ldr	r1, [r7, #24]
 8008618:	0148      	lsls	r0, r1, #5
 800861a:	69f9      	ldr	r1, [r7, #28]
 800861c:	4401      	add	r1, r0
 800861e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008622:	4313      	orrs	r3, r2
 8008624:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	015a      	lsls	r2, r3, #5
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	4413      	add	r3, r2
 800862e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	691b      	ldr	r3, [r3, #16]
 8008638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800863c:	69b9      	ldr	r1, [r7, #24]
 800863e:	0148      	lsls	r0, r1, #5
 8008640:	69f9      	ldr	r1, [r7, #28]
 8008642:	4401      	add	r1, r0
 8008644:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008648:	4313      	orrs	r3, r2
 800864a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800864c:	79fb      	ldrb	r3, [r7, #7]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d14b      	bne.n	80086ea <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	69db      	ldr	r3, [r3, #28]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d009      	beq.n	800866e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	015a      	lsls	r2, r3, #5
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	4413      	add	r3, r2
 8008662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008666:	461a      	mov	r2, r3
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	69db      	ldr	r3, [r3, #28]
 800866c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	791b      	ldrb	r3, [r3, #4]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d128      	bne.n	80086c8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008682:	2b00      	cmp	r3, #0
 8008684:	d110      	bne.n	80086a8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	015a      	lsls	r2, r3, #5
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	4413      	add	r3, r2
 800868e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	69ba      	ldr	r2, [r7, #24]
 8008696:	0151      	lsls	r1, r2, #5
 8008698:	69fa      	ldr	r2, [r7, #28]
 800869a:	440a      	add	r2, r1
 800869c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086a4:	6013      	str	r3, [r2, #0]
 80086a6:	e00f      	b.n	80086c8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	015a      	lsls	r2, r3, #5
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	4413      	add	r3, r2
 80086b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	69ba      	ldr	r2, [r7, #24]
 80086b8:	0151      	lsls	r1, r2, #5
 80086ba:	69fa      	ldr	r2, [r7, #28]
 80086bc:	440a      	add	r2, r1
 80086be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086c6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	69ba      	ldr	r2, [r7, #24]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086e6:	6013      	str	r3, [r2, #0]
 80086e8:	e166      	b.n	80089b8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	69ba      	ldr	r2, [r7, #24]
 80086fa:	0151      	lsls	r1, r2, #5
 80086fc:	69fa      	ldr	r2, [r7, #28]
 80086fe:	440a      	add	r2, r1
 8008700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008704:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008708:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	791b      	ldrb	r3, [r3, #4]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d015      	beq.n	800873e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f000 814e 	beq.w	80089b8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	f003 030f 	and.w	r3, r3, #15
 800872c:	2101      	movs	r1, #1
 800872e:	fa01 f303 	lsl.w	r3, r1, r3
 8008732:	69f9      	ldr	r1, [r7, #28]
 8008734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008738:	4313      	orrs	r3, r2
 800873a:	634b      	str	r3, [r1, #52]	@ 0x34
 800873c:	e13c      	b.n	80089b8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800874a:	2b00      	cmp	r3, #0
 800874c:	d110      	bne.n	8008770 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	015a      	lsls	r2, r3, #5
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	4413      	add	r3, r2
 8008756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	69ba      	ldr	r2, [r7, #24]
 800875e:	0151      	lsls	r1, r2, #5
 8008760:	69fa      	ldr	r2, [r7, #28]
 8008762:	440a      	add	r2, r1
 8008764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008768:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800876c:	6013      	str	r3, [r2, #0]
 800876e:	e00f      	b.n	8008790 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008770:	69bb      	ldr	r3, [r7, #24]
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	69ba      	ldr	r2, [r7, #24]
 8008780:	0151      	lsls	r1, r2, #5
 8008782:	69fa      	ldr	r2, [r7, #28]
 8008784:	440a      	add	r2, r1
 8008786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800878a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800878e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	68d9      	ldr	r1, [r3, #12]
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	b298      	uxth	r0, r3
 800879e:	79fb      	ldrb	r3, [r7, #7]
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	4603      	mov	r3, r0
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f000 f9b9 	bl	8008b1c <USB_WritePacket>
 80087aa:	e105      	b.n	80089b8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	015a      	lsls	r2, r3, #5
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	4413      	add	r3, r2
 80087b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	69ba      	ldr	r2, [r7, #24]
 80087bc:	0151      	lsls	r1, r2, #5
 80087be:	69fa      	ldr	r2, [r7, #28]
 80087c0:	440a      	add	r2, r1
 80087c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087c6:	0cdb      	lsrs	r3, r3, #19
 80087c8:	04db      	lsls	r3, r3, #19
 80087ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	015a      	lsls	r2, r3, #5
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	4413      	add	r3, r2
 80087d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	69ba      	ldr	r2, [r7, #24]
 80087dc:	0151      	lsls	r1, r2, #5
 80087de:	69fa      	ldr	r2, [r7, #28]
 80087e0:	440a      	add	r2, r1
 80087e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087e6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087ea:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087ee:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d132      	bne.n	800885c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	689a      	ldr	r2, [r3, #8]
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	689a      	ldr	r2, [r3, #8]
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	4413      	add	r3, r2
 8008816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881a:	691a      	ldr	r2, [r3, #16]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	6a1b      	ldr	r3, [r3, #32]
 8008820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008824:	69b9      	ldr	r1, [r7, #24]
 8008826:	0148      	lsls	r0, r1, #5
 8008828:	69f9      	ldr	r1, [r7, #28]
 800882a:	4401      	add	r1, r0
 800882c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008830:	4313      	orrs	r3, r2
 8008832:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008834:	69bb      	ldr	r3, [r7, #24]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	4413      	add	r3, r2
 800883c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	69ba      	ldr	r2, [r7, #24]
 8008844:	0151      	lsls	r1, r2, #5
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	440a      	add	r2, r1
 800884a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800884e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008852:	6113      	str	r3, [r2, #16]
 8008854:	e062      	b.n	800891c <USB_EPStartXfer+0x490>
 8008856:	bf00      	nop
 8008858:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d123      	bne.n	80088ac <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008864:	69bb      	ldr	r3, [r7, #24]
 8008866:	015a      	lsls	r2, r3, #5
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	4413      	add	r3, r2
 800886c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008870:	691a      	ldr	r2, [r3, #16]
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800887a:	69b9      	ldr	r1, [r7, #24]
 800887c:	0148      	lsls	r0, r1, #5
 800887e:	69f9      	ldr	r1, [r7, #28]
 8008880:	4401      	add	r1, r0
 8008882:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008886:	4313      	orrs	r3, r2
 8008888:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800888a:	69bb      	ldr	r3, [r7, #24]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	69ba      	ldr	r2, [r7, #24]
 800889a:	0151      	lsls	r1, r2, #5
 800889c:	69fa      	ldr	r2, [r7, #28]
 800889e:	440a      	add	r2, r1
 80088a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088a8:	6113      	str	r3, [r2, #16]
 80088aa:	e037      	b.n	800891c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	691a      	ldr	r2, [r3, #16]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	4413      	add	r3, r2
 80088b6:	1e5a      	subs	r2, r3, #1
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80088c0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	8afa      	ldrh	r2, [r7, #22]
 80088c8:	fb03 f202 	mul.w	r2, r3, r2
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	015a      	lsls	r2, r3, #5
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	4413      	add	r3, r2
 80088d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088dc:	691a      	ldr	r2, [r3, #16]
 80088de:	8afb      	ldrh	r3, [r7, #22]
 80088e0:	04d9      	lsls	r1, r3, #19
 80088e2:	4b38      	ldr	r3, [pc, #224]	@ (80089c4 <USB_EPStartXfer+0x538>)
 80088e4:	400b      	ands	r3, r1
 80088e6:	69b9      	ldr	r1, [r7, #24]
 80088e8:	0148      	lsls	r0, r1, #5
 80088ea:	69f9      	ldr	r1, [r7, #28]
 80088ec:	4401      	add	r1, r0
 80088ee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088f2:	4313      	orrs	r3, r2
 80088f4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	015a      	lsls	r2, r3, #5
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	6a1b      	ldr	r3, [r3, #32]
 8008908:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800890c:	69b9      	ldr	r1, [r7, #24]
 800890e:	0148      	lsls	r0, r1, #5
 8008910:	69f9      	ldr	r1, [r7, #28]
 8008912:	4401      	add	r1, r0
 8008914:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008918:	4313      	orrs	r3, r2
 800891a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800891c:	79fb      	ldrb	r3, [r7, #7]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d10d      	bne.n	800893e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	68db      	ldr	r3, [r3, #12]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d009      	beq.n	800893e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	68d9      	ldr	r1, [r3, #12]
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800893a:	460a      	mov	r2, r1
 800893c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	791b      	ldrb	r3, [r3, #4]
 8008942:	2b01      	cmp	r3, #1
 8008944:	d128      	bne.n	8008998 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008952:	2b00      	cmp	r3, #0
 8008954:	d110      	bne.n	8008978 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	015a      	lsls	r2, r3, #5
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	4413      	add	r3, r2
 800895e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	0151      	lsls	r1, r2, #5
 8008968:	69fa      	ldr	r2, [r7, #28]
 800896a:	440a      	add	r2, r1
 800896c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008970:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008974:	6013      	str	r3, [r2, #0]
 8008976:	e00f      	b.n	8008998 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	015a      	lsls	r2, r3, #5
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	4413      	add	r3, r2
 8008980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	69ba      	ldr	r2, [r7, #24]
 8008988:	0151      	lsls	r1, r2, #5
 800898a:	69fa      	ldr	r2, [r7, #28]
 800898c:	440a      	add	r2, r1
 800898e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008996:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	015a      	lsls	r2, r3, #5
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	4413      	add	r3, r2
 80089a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	69ba      	ldr	r2, [r7, #24]
 80089a8:	0151      	lsls	r1, r2, #5
 80089aa:	69fa      	ldr	r2, [r7, #28]
 80089ac:	440a      	add	r2, r1
 80089ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80089b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3720      	adds	r7, #32
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	1ff80000 	.word	0x1ff80000

080089c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b087      	sub	sp, #28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80089d2:	2300      	movs	r3, #0
 80089d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	785b      	ldrb	r3, [r3, #1]
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d14a      	bne.n	8008a7c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	015a      	lsls	r2, r3, #5
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	4413      	add	r3, r2
 80089f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089fe:	f040 8086 	bne.w	8008b0e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	015a      	lsls	r2, r3, #5
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	7812      	ldrb	r2, [r2, #0]
 8008a16:	0151      	lsls	r1, r2, #5
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	440a      	add	r2, r1
 8008a1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a20:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a24:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	7812      	ldrb	r2, [r2, #0]
 8008a3a:	0151      	lsls	r1, r2, #5
 8008a3c:	693a      	ldr	r2, [r7, #16]
 8008a3e:	440a      	add	r2, r1
 8008a40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a48:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d902      	bls.n	8008a60 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a5e:	e056      	b.n	8008b0e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	015a      	lsls	r2, r3, #5
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a78:	d0e7      	beq.n	8008a4a <USB_EPStopXfer+0x82>
 8008a7a:	e048      	b.n	8008b0e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	015a      	lsls	r2, r3, #5
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	4413      	add	r3, r2
 8008a86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a94:	d13b      	bne.n	8008b0e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	7812      	ldrb	r2, [r2, #0]
 8008aaa:	0151      	lsls	r1, r2, #5
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	440a      	add	r2, r1
 8008ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ab4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ab8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	683a      	ldr	r2, [r7, #0]
 8008acc:	7812      	ldrb	r2, [r2, #0]
 8008ace:	0151      	lsls	r1, r2, #5
 8008ad0:	693a      	ldr	r2, [r7, #16]
 8008ad2:	440a      	add	r2, r1
 8008ad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ad8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008adc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d902      	bls.n	8008af4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	75fb      	strb	r3, [r7, #23]
          break;
 8008af2:	e00c      	b.n	8008b0e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b0c:	d0e7      	beq.n	8008ade <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	371c      	adds	r7, #28
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b089      	sub	sp, #36	@ 0x24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4611      	mov	r1, r2
 8008b28:	461a      	mov	r2, r3
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	71fb      	strb	r3, [r7, #7]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008b3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d123      	bne.n	8008b8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008b42:	88bb      	ldrh	r3, [r7, #4]
 8008b44:	3303      	adds	r3, #3
 8008b46:	089b      	lsrs	r3, r3, #2
 8008b48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	61bb      	str	r3, [r7, #24]
 8008b4e:	e018      	b.n	8008b82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b50:	79fb      	ldrb	r3, [r7, #7]
 8008b52:	031a      	lsls	r2, r3, #12
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	3301      	adds	r3, #1
 8008b68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	3301      	adds	r3, #1
 8008b74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	3301      	adds	r3, #1
 8008b7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	3301      	adds	r3, #1
 8008b80:	61bb      	str	r3, [r7, #24]
 8008b82:	69ba      	ldr	r2, [r7, #24]
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d3e2      	bcc.n	8008b50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3724      	adds	r7, #36	@ 0x24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b08b      	sub	sp, #44	@ 0x2c
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008bae:	88fb      	ldrh	r3, [r7, #6]
 8008bb0:	089b      	lsrs	r3, r3, #2
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008bb6:	88fb      	ldrh	r3, [r7, #6]
 8008bb8:	f003 0303 	and.w	r3, r3, #3
 8008bbc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	623b      	str	r3, [r7, #32]
 8008bc2:	e014      	b.n	8008bee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bce:	601a      	str	r2, [r3, #0]
    pDest++;
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd8:	3301      	adds	r3, #1
 8008bda:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bde:	3301      	adds	r3, #1
 8008be0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	3301      	adds	r3, #1
 8008be6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	3301      	adds	r3, #1
 8008bec:	623b      	str	r3, [r7, #32]
 8008bee:	6a3a      	ldr	r2, [r7, #32]
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d3e6      	bcc.n	8008bc4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008bf6:	8bfb      	ldrh	r3, [r7, #30]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d01e      	beq.n	8008c3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c06:	461a      	mov	r2, r3
 8008c08:	f107 0310 	add.w	r3, r7, #16
 8008c0c:	6812      	ldr	r2, [r2, #0]
 8008c0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008c10:	693a      	ldr	r2, [r7, #16]
 8008c12:	6a3b      	ldr	r3, [r7, #32]
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	00db      	lsls	r3, r3, #3
 8008c18:	fa22 f303 	lsr.w	r3, r2, r3
 8008c1c:	b2da      	uxtb	r2, r3
 8008c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c20:	701a      	strb	r2, [r3, #0]
      i++;
 8008c22:	6a3b      	ldr	r3, [r7, #32]
 8008c24:	3301      	adds	r3, #1
 8008c26:	623b      	str	r3, [r7, #32]
      pDest++;
 8008c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008c2e:	8bfb      	ldrh	r3, [r7, #30]
 8008c30:	3b01      	subs	r3, #1
 8008c32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008c34:	8bfb      	ldrh	r3, [r7, #30]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1ea      	bne.n	8008c10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	372c      	adds	r7, #44	@ 0x2c
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	785b      	ldrb	r3, [r3, #1]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d12c      	bne.n	8008cbe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	db12      	blt.n	8008c9c <USB_EPSetStall+0x54>
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00f      	beq.n	8008c9c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	0151      	lsls	r1, r2, #5
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	440a      	add	r2, r1
 8008c92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c9a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68ba      	ldr	r2, [r7, #8]
 8008cac:	0151      	lsls	r1, r2, #5
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	440a      	add	r2, r1
 8008cb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008cba:	6013      	str	r3, [r2, #0]
 8008cbc:	e02b      	b.n	8008d16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	015a      	lsls	r2, r3, #5
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	db12      	blt.n	8008cf6 <USB_EPSetStall+0xae>
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d00f      	beq.n	8008cf6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	015a      	lsls	r2, r3, #5
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	4413      	add	r3, r2
 8008cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	0151      	lsls	r1, r2, #5
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	440a      	add	r2, r1
 8008cec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cf0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008cf4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	0151      	lsls	r1, r2, #5
 8008d08:	68fa      	ldr	r2, [r7, #12]
 8008d0a:	440a      	add	r2, r1
 8008d0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d16:	2300      	movs	r3, #0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3714      	adds	r7, #20
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b085      	sub	sp, #20
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	785b      	ldrb	r3, [r3, #1]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d128      	bne.n	8008d92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	015a      	lsls	r2, r3, #5
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	0151      	lsls	r1, r2, #5
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	440a      	add	r2, r1
 8008d56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	791b      	ldrb	r3, [r3, #4]
 8008d64:	2b03      	cmp	r3, #3
 8008d66:	d003      	beq.n	8008d70 <USB_EPClearStall+0x4c>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	791b      	ldrb	r3, [r3, #4]
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d138      	bne.n	8008de2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	015a      	lsls	r2, r3, #5
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	4413      	add	r3, r2
 8008d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68ba      	ldr	r2, [r7, #8]
 8008d80:	0151      	lsls	r1, r2, #5
 8008d82:	68fa      	ldr	r2, [r7, #12]
 8008d84:	440a      	add	r2, r1
 8008d86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	e027      	b.n	8008de2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	68ba      	ldr	r2, [r7, #8]
 8008da2:	0151      	lsls	r1, r2, #5
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	440a      	add	r2, r1
 8008da8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008db0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	791b      	ldrb	r3, [r3, #4]
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d003      	beq.n	8008dc2 <USB_EPClearStall+0x9e>
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	791b      	ldrb	r3, [r3, #4]
 8008dbe:	2b02      	cmp	r3, #2
 8008dc0:	d10f      	bne.n	8008de2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	015a      	lsls	r2, r3, #5
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	4413      	add	r3, r2
 8008dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	0151      	lsls	r1, r2, #5
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	440a      	add	r2, r1
 8008dd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008de0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3714      	adds	r7, #20
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	460b      	mov	r3, r1
 8008dfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e0e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008e12:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	78fb      	ldrb	r3, [r7, #3]
 8008e1e:	011b      	lsls	r3, r3, #4
 8008e20:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008e24:	68f9      	ldr	r1, [r7, #12]
 8008e26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008e2e:	2300      	movs	r3, #0
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3714      	adds	r7, #20
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e56:	f023 0303 	bic.w	r3, r3, #3
 8008e5a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	68fa      	ldr	r2, [r7, #12]
 8008e66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e6a:	f023 0302 	bic.w	r3, r3, #2
 8008e6e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3714      	adds	r7, #20
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b085      	sub	sp, #20
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e98:	f023 0303 	bic.w	r3, r3, #3
 8008e9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008eac:	f043 0302 	orr.w	r3, r3, #2
 8008eb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3714      	adds	r7, #20
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	695b      	ldr	r3, [r3, #20]
 8008ecc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3714      	adds	r7, #20
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr

08008ee6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ee6:	b480      	push	{r7}
 8008ee8:	b085      	sub	sp, #20
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ef8:	699b      	ldr	r3, [r3, #24]
 8008efa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f02:	69db      	ldr	r3, [r3, #28]
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	4013      	ands	r3, r2
 8008f08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	0c1b      	lsrs	r3, r3, #16
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3714      	adds	r7, #20
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr

08008f1a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b085      	sub	sp, #20
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f2c:	699b      	ldr	r3, [r3, #24]
 8008f2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	68ba      	ldr	r2, [r7, #8]
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	b29b      	uxth	r3, r3
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr

08008f4e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b085      	sub	sp, #20
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
 8008f56:	460b      	mov	r3, r1
 8008f58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f5e:	78fb      	ldrb	r3, [r7, #3]
 8008f60:	015a      	lsls	r2, r3, #5
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	4413      	add	r3, r2
 8008f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f74:	695b      	ldr	r3, [r3, #20]
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f7c:	68bb      	ldr	r3, [r7, #8]
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3714      	adds	r7, #20
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b087      	sub	sp, #28
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
 8008f92:	460b      	mov	r3, r1
 8008f94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	f003 030f 	and.w	r3, r3, #15
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8008fba:	01db      	lsls	r3, r3, #7
 8008fbc:	b2db      	uxtb	r3, r3
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008fc4:	78fb      	ldrb	r3, [r7, #3]
 8008fc6:	015a      	lsls	r2, r3, #5
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	4413      	add	r3, r2
 8008fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	693a      	ldr	r2, [r7, #16]
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008fd8:	68bb      	ldr	r3, [r7, #8]
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr

08008fe6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fe6:	b480      	push	{r7}
 8008fe8:	b083      	sub	sp, #12
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	695b      	ldr	r3, [r3, #20]
 8008ff2:	f003 0301 	and.w	r3, r3, #1
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	370c      	adds	r7, #12
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009000:	4770      	bx	lr

08009002 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009002:	b480      	push	{r7}
 8009004:	b085      	sub	sp, #20
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800901c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009020:	f023 0307 	bic.w	r3, r3, #7
 8009024:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009038:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3714      	adds	r7, #20
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009048:	b480      	push	{r7}
 800904a:	b087      	sub	sp, #28
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	460b      	mov	r3, r1
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	333c      	adds	r3, #60	@ 0x3c
 800905e:	3304      	adds	r3, #4
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	4a26      	ldr	r2, [pc, #152]	@ (8009100 <USB_EP0_OutStart+0xb8>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d90a      	bls.n	8009082 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800907c:	d101      	bne.n	8009082 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800907e:	2300      	movs	r3, #0
 8009080:	e037      	b.n	80090f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009088:	461a      	mov	r2, r3
 800908a:	2300      	movs	r3, #0
 800908c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800909c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80090a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	697a      	ldr	r2, [r7, #20]
 80090ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090b0:	f043 0318 	orr.w	r3, r3, #24
 80090b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090bc:	691b      	ldr	r3, [r3, #16]
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090c4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80090c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80090ca:	7afb      	ldrb	r3, [r7, #11]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d10f      	bne.n	80090f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d6:	461a      	mov	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	697a      	ldr	r2, [r7, #20]
 80090e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090ea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80090ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	371c      	adds	r7, #28
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	4f54300a 	.word	0x4f54300a

08009104 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800910c:	2300      	movs	r3, #0
 800910e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	3301      	adds	r3, #1
 8009114:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800911c:	d901      	bls.n	8009122 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800911e:	2303      	movs	r3, #3
 8009120:	e022      	b.n	8009168 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	691b      	ldr	r3, [r3, #16]
 8009126:	2b00      	cmp	r3, #0
 8009128:	daf2      	bge.n	8009110 <USB_CoreReset+0xc>

  count = 10U;
 800912a:	230a      	movs	r3, #10
 800912c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800912e:	e002      	b.n	8009136 <USB_CoreReset+0x32>
  {
    count--;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	3b01      	subs	r3, #1
 8009134:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d1f9      	bne.n	8009130 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	f043 0201 	orr.w	r2, r3, #1
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	3301      	adds	r3, #1
 800914c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009154:	d901      	bls.n	800915a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e006      	b.n	8009168 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	f003 0301 	and.w	r3, r3, #1
 8009162:	2b01      	cmp	r3, #1
 8009164:	d0f0      	beq.n	8009148 <USB_CoreReset+0x44>

  return HAL_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3714      	adds	r7, #20
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	460b      	mov	r3, r1
 800917e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009180:	2010      	movs	r0, #16
 8009182:	f002 f939 	bl	800b3f8 <USBD_static_malloc>
 8009186:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d109      	bne.n	80091a2 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	32b0      	adds	r2, #176	@ 0xb0
 8009198:	2100      	movs	r1, #0
 800919a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800919e:	2302      	movs	r3, #2
 80091a0:	e048      	b.n	8009234 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	32b0      	adds	r2, #176	@ 0xb0
 80091ac:	68f9      	ldr	r1, [r7, #12]
 80091ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	32b0      	adds	r2, #176	@ 0xb0
 80091bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	7c1b      	ldrb	r3, [r3, #16]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10d      	bne.n	80091ea <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 80091ce:	4b1b      	ldr	r3, [pc, #108]	@ (800923c <USBD_HID_Init+0xc8>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	f003 020f 	and.w	r2, r3, #15
 80091d6:	6879      	ldr	r1, [r7, #4]
 80091d8:	4613      	mov	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	4413      	add	r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	440b      	add	r3, r1
 80091e2:	331c      	adds	r3, #28
 80091e4:	2207      	movs	r2, #7
 80091e6:	601a      	str	r2, [r3, #0]
 80091e8:	e00c      	b.n	8009204 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 80091ea:	4b14      	ldr	r3, [pc, #80]	@ (800923c <USBD_HID_Init+0xc8>)
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	f003 020f 	and.w	r2, r3, #15
 80091f2:	6879      	ldr	r1, [r7, #4]
 80091f4:	4613      	mov	r3, r2
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	440b      	add	r3, r1
 80091fe:	331c      	adds	r3, #28
 8009200:	2201      	movs	r2, #1
 8009202:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009204:	4b0d      	ldr	r3, [pc, #52]	@ (800923c <USBD_HID_Init+0xc8>)
 8009206:	7819      	ldrb	r1, [r3, #0]
 8009208:	2316      	movs	r3, #22
 800920a:	2203      	movs	r2, #3
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f001 ffe2 	bl	800b1d6 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009212:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <USBD_HID_Init+0xc8>)
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	f003 020f 	and.w	r2, r3, #15
 800921a:	6879      	ldr	r1, [r7, #4]
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	3323      	adds	r3, #35	@ 0x23
 8009228:	2201      	movs	r2, #1
 800922a:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	200000cc 	.word	0x200000cc

08009240 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800924c:	4b1f      	ldr	r3, [pc, #124]	@ (80092cc <USBD_HID_DeInit+0x8c>)
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	4619      	mov	r1, r3
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f001 ffe5 	bl	800b222 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009258:	4b1c      	ldr	r3, [pc, #112]	@ (80092cc <USBD_HID_DeInit+0x8c>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	f003 020f 	and.w	r2, r3, #15
 8009260:	6879      	ldr	r1, [r7, #4]
 8009262:	4613      	mov	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4413      	add	r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	440b      	add	r3, r1
 800926c:	3323      	adds	r3, #35	@ 0x23
 800926e:	2200      	movs	r2, #0
 8009270:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8009272:	4b16      	ldr	r3, [pc, #88]	@ (80092cc <USBD_HID_DeInit+0x8c>)
 8009274:	781b      	ldrb	r3, [r3, #0]
 8009276:	f003 020f 	and.w	r2, r3, #15
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	4613      	mov	r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	4413      	add	r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	440b      	add	r3, r1
 8009286:	331c      	adds	r3, #28
 8009288:	2200      	movs	r2, #0
 800928a:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	32b0      	adds	r2, #176	@ 0xb0
 8009296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d011      	beq.n	80092c2 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	32b0      	adds	r2, #176	@ 0xb0
 80092a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ac:	4618      	mov	r0, r3
 80092ae:	f002 f8b1 	bl	800b414 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	32b0      	adds	r2, #176	@ 0xb0
 80092bc:	2100      	movs	r1, #0
 80092be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3708      	adds	r7, #8
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	200000cc 	.word	0x200000cc

080092d0 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b086      	sub	sp, #24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	32b0      	adds	r2, #176	@ 0xb0
 80092e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092e8:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80092ea:	2300      	movs	r3, #0
 80092ec:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d101      	bne.n	80092fc <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80092f8:	2303      	movs	r3, #3
 80092fa:	e0e8      	b.n	80094ce <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	781b      	ldrb	r3, [r3, #0]
 8009300:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009304:	2b00      	cmp	r3, #0
 8009306:	d046      	beq.n	8009396 <USBD_HID_Setup+0xc6>
 8009308:	2b20      	cmp	r3, #32
 800930a:	f040 80d8 	bne.w	80094be <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	785b      	ldrb	r3, [r3, #1]
 8009312:	3b02      	subs	r3, #2
 8009314:	2b09      	cmp	r3, #9
 8009316:	d836      	bhi.n	8009386 <USBD_HID_Setup+0xb6>
 8009318:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <USBD_HID_Setup+0x50>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	08009377 	.word	0x08009377
 8009324:	08009357 	.word	0x08009357
 8009328:	08009387 	.word	0x08009387
 800932c:	08009387 	.word	0x08009387
 8009330:	08009387 	.word	0x08009387
 8009334:	08009387 	.word	0x08009387
 8009338:	08009387 	.word	0x08009387
 800933c:	08009387 	.word	0x08009387
 8009340:	08009365 	.word	0x08009365
 8009344:	08009349 	.word	0x08009349
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	885b      	ldrh	r3, [r3, #2]
 800934c:	b2db      	uxtb	r3, r3
 800934e:	461a      	mov	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	601a      	str	r2, [r3, #0]
          break;
 8009354:	e01e      	b.n	8009394 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2201      	movs	r2, #1
 800935a:	4619      	mov	r1, r3
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f001 fbfb 	bl	800ab58 <USBD_CtlSendData>
          break;
 8009362:	e017      	b.n	8009394 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	885b      	ldrh	r3, [r3, #2]
 8009368:	0a1b      	lsrs	r3, r3, #8
 800936a:	b29b      	uxth	r3, r3
 800936c:	b2db      	uxtb	r3, r3
 800936e:	461a      	mov	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	605a      	str	r2, [r3, #4]
          break;
 8009374:	e00e      	b.n	8009394 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3304      	adds	r3, #4
 800937a:	2201      	movs	r2, #1
 800937c:	4619      	mov	r1, r3
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f001 fbea 	bl	800ab58 <USBD_CtlSendData>
          break;
 8009384:	e006      	b.n	8009394 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009386:	6839      	ldr	r1, [r7, #0]
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f001 fb68 	bl	800aa5e <USBD_CtlError>
          ret = USBD_FAIL;
 800938e:	2303      	movs	r3, #3
 8009390:	75fb      	strb	r3, [r7, #23]
          break;
 8009392:	bf00      	nop
      }
      break;
 8009394:	e09a      	b.n	80094cc <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	785b      	ldrb	r3, [r3, #1]
 800939a:	2b0b      	cmp	r3, #11
 800939c:	f200 8086 	bhi.w	80094ac <USBD_HID_Setup+0x1dc>
 80093a0:	a201      	add	r2, pc, #4	@ (adr r2, 80093a8 <USBD_HID_Setup+0xd8>)
 80093a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a6:	bf00      	nop
 80093a8:	080093d9 	.word	0x080093d9
 80093ac:	080094bb 	.word	0x080094bb
 80093b0:	080094ad 	.word	0x080094ad
 80093b4:	080094ad 	.word	0x080094ad
 80093b8:	080094ad 	.word	0x080094ad
 80093bc:	080094ad 	.word	0x080094ad
 80093c0:	08009403 	.word	0x08009403
 80093c4:	080094ad 	.word	0x080094ad
 80093c8:	080094ad 	.word	0x080094ad
 80093cc:	080094ad 	.word	0x080094ad
 80093d0:	0800945b 	.word	0x0800945b
 80093d4:	08009485 	.word	0x08009485
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2b03      	cmp	r3, #3
 80093e2:	d107      	bne.n	80093f4 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80093e4:	f107 030a 	add.w	r3, r7, #10
 80093e8:	2202      	movs	r2, #2
 80093ea:	4619      	mov	r1, r3
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f001 fbb3 	bl	800ab58 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093f2:	e063      	b.n	80094bc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80093f4:	6839      	ldr	r1, [r7, #0]
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f001 fb31 	bl	800aa5e <USBD_CtlError>
            ret = USBD_FAIL;
 80093fc:	2303      	movs	r3, #3
 80093fe:	75fb      	strb	r3, [r7, #23]
          break;
 8009400:	e05c      	b.n	80094bc <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	885b      	ldrh	r3, [r3, #2]
 8009406:	0a1b      	lsrs	r3, r3, #8
 8009408:	b29b      	uxth	r3, r3
 800940a:	2b22      	cmp	r3, #34	@ 0x22
 800940c:	d108      	bne.n	8009420 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	88db      	ldrh	r3, [r3, #6]
 8009412:	2b4c      	cmp	r3, #76	@ 0x4c
 8009414:	bf28      	it	cs
 8009416:	234c      	movcs	r3, #76	@ 0x4c
 8009418:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800941a:	4b2f      	ldr	r3, [pc, #188]	@ (80094d8 <USBD_HID_Setup+0x208>)
 800941c:	613b      	str	r3, [r7, #16]
 800941e:	e015      	b.n	800944c <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	885b      	ldrh	r3, [r3, #2]
 8009424:	0a1b      	lsrs	r3, r3, #8
 8009426:	b29b      	uxth	r3, r3
 8009428:	2b21      	cmp	r3, #33	@ 0x21
 800942a:	d108      	bne.n	800943e <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800942c:	4b2b      	ldr	r3, [pc, #172]	@ (80094dc <USBD_HID_Setup+0x20c>)
 800942e:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	88db      	ldrh	r3, [r3, #6]
 8009434:	2b09      	cmp	r3, #9
 8009436:	bf28      	it	cs
 8009438:	2309      	movcs	r3, #9
 800943a:	82bb      	strh	r3, [r7, #20]
 800943c:	e006      	b.n	800944c <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	f001 fb0c 	bl	800aa5e <USBD_CtlError>
            ret = USBD_FAIL;
 8009446:	2303      	movs	r3, #3
 8009448:	75fb      	strb	r3, [r7, #23]
            break;
 800944a:	e037      	b.n	80094bc <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800944c:	8abb      	ldrh	r3, [r7, #20]
 800944e:	461a      	mov	r2, r3
 8009450:	6939      	ldr	r1, [r7, #16]
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f001 fb80 	bl	800ab58 <USBD_CtlSendData>
          break;
 8009458:	e030      	b.n	80094bc <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2b03      	cmp	r3, #3
 8009464:	d107      	bne.n	8009476 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	3308      	adds	r3, #8
 800946a:	2201      	movs	r2, #1
 800946c:	4619      	mov	r1, r3
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f001 fb72 	bl	800ab58 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009474:	e022      	b.n	80094bc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009476:	6839      	ldr	r1, [r7, #0]
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f001 faf0 	bl	800aa5e <USBD_CtlError>
            ret = USBD_FAIL;
 800947e:	2303      	movs	r3, #3
 8009480:	75fb      	strb	r3, [r7, #23]
          break;
 8009482:	e01b      	b.n	80094bc <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800948a:	b2db      	uxtb	r3, r3
 800948c:	2b03      	cmp	r3, #3
 800948e:	d106      	bne.n	800949e <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	885b      	ldrh	r3, [r3, #2]
 8009494:	b2db      	uxtb	r3, r3
 8009496:	461a      	mov	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800949c:	e00e      	b.n	80094bc <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800949e:	6839      	ldr	r1, [r7, #0]
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f001 fadc 	bl	800aa5e <USBD_CtlError>
            ret = USBD_FAIL;
 80094a6:	2303      	movs	r3, #3
 80094a8:	75fb      	strb	r3, [r7, #23]
          break;
 80094aa:	e007      	b.n	80094bc <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80094ac:	6839      	ldr	r1, [r7, #0]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f001 fad5 	bl	800aa5e <USBD_CtlError>
          ret = USBD_FAIL;
 80094b4:	2303      	movs	r3, #3
 80094b6:	75fb      	strb	r3, [r7, #23]
          break;
 80094b8:	e000      	b.n	80094bc <USBD_HID_Setup+0x1ec>
          break;
 80094ba:	bf00      	nop
      }
      break;
 80094bc:	e006      	b.n	80094cc <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f001 facc 	bl	800aa5e <USBD_CtlError>
      ret = USBD_FAIL;
 80094c6:	2303      	movs	r3, #3
 80094c8:	75fb      	strb	r3, [r7, #23]
      break;
 80094ca:	bf00      	nop
  }

  return (uint8_t)ret;
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3718      	adds	r7, #24
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	20000080 	.word	0x20000080
 80094dc:	20000068 	.word	0x20000068

080094e0 <USBD_HID_SendReport>:
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len, uint8_t ClassId)
{
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	4613      	mov	r3, r2
 80094ec:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	32b0      	adds	r2, #176	@ 0xb0
 80094f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094fc:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d101      	bne.n	8009508 <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009504:	2303      	movs	r3, #3
 8009506:	e014      	b.n	8009532 <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800950e:	b2db      	uxtb	r3, r3
 8009510:	2b03      	cmp	r3, #3
 8009512:	d10d      	bne.n	8009530 <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == USBD_HID_IDLE)
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	7b1b      	ldrb	r3, [r3, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d109      	bne.n	8009530 <USBD_HID_SendReport+0x50>
    {
      hhid->state = USBD_HID_BUSY;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	2201      	movs	r2, #1
 8009520:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8009522:	4b06      	ldr	r3, [pc, #24]	@ (800953c <USBD_HID_SendReport+0x5c>)
 8009524:	7819      	ldrb	r1, [r3, #0]
 8009526:	88fb      	ldrh	r3, [r7, #6]
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f001 ff21 	bl	800b372 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3718      	adds	r7, #24
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	200000cc 	.word	0x200000cc

08009540 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009548:	2181      	movs	r1, #129	@ 0x81
 800954a:	4809      	ldr	r0, [pc, #36]	@ (8009570 <USBD_HID_GetFSCfgDesc+0x30>)
 800954c:	f000 fc4e 	bl	8009dec <USBD_GetEpDesc>
 8009550:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d002      	beq.n	800955e <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2201      	movs	r2, #1
 800955c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2222      	movs	r2, #34	@ 0x22
 8009562:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009564:	4b02      	ldr	r3, [pc, #8]	@ (8009570 <USBD_HID_GetFSCfgDesc+0x30>)
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	20000044 	.word	0x20000044

08009574 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800957c:	2181      	movs	r1, #129	@ 0x81
 800957e:	4809      	ldr	r0, [pc, #36]	@ (80095a4 <USBD_HID_GetHSCfgDesc+0x30>)
 8009580:	f000 fc34 	bl	8009dec <USBD_GetEpDesc>
 8009584:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d002      	beq.n	8009592 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2207      	movs	r2, #7
 8009590:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2222      	movs	r2, #34	@ 0x22
 8009596:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009598:	4b02      	ldr	r3, [pc, #8]	@ (80095a4 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800959a:	4618      	mov	r0, r3
 800959c:	3710      	adds	r7, #16
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	20000044 	.word	0x20000044

080095a8 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80095b0:	2181      	movs	r1, #129	@ 0x81
 80095b2:	4809      	ldr	r0, [pc, #36]	@ (80095d8 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 80095b4:	f000 fc1a 	bl	8009dec <USBD_GetEpDesc>
 80095b8:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d002      	beq.n	80095c6 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2201      	movs	r2, #1
 80095c4:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2222      	movs	r2, #34	@ 0x22
 80095ca:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80095cc:	4b02      	ldr	r3, [pc, #8]	@ (80095d8 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	20000044 	.word	0x20000044

080095dc <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	460b      	mov	r3, r1
 80095e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	32b0      	adds	r2, #176	@ 0xb0
 80095f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f6:	2200      	movs	r2, #0
 80095f8:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	220a      	movs	r2, #10
 8009614:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8009616:	4b03      	ldr	r3, [pc, #12]	@ (8009624 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr
 8009624:	20000074 	.word	0x20000074

08009628 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	4613      	mov	r3, r2
 8009634:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800963c:	2303      	movs	r3, #3
 800963e:	e01f      	b.n	8009680 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2200      	movs	r2, #0
 800964c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d003      	beq.n	8009666 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	68ba      	ldr	r2, [r7, #8]
 8009662:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2201      	movs	r2, #1
 800966a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	79fa      	ldrb	r2, [r7, #7]
 8009672:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009674:	68f8      	ldr	r0, [r7, #12]
 8009676:	f001 fd47 	bl	800b108 <USBD_LL_Init>
 800967a:	4603      	mov	r3, r0
 800967c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800967e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009680:	4618      	mov	r0, r3
 8009682:	3718      	adds	r7, #24
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009692:	2300      	movs	r3, #0
 8009694:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d101      	bne.n	80096a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800969c:	2303      	movs	r3, #3
 800969e:	e025      	b.n	80096ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	32ae      	adds	r2, #174	@ 0xae
 80096b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00f      	beq.n	80096dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	32ae      	adds	r2, #174	@ 0xae
 80096c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	f107 020e 	add.w	r2, r7, #14
 80096d0:	4610      	mov	r0, r2
 80096d2:	4798      	blx	r3
 80096d4:	4602      	mov	r2, r0
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3710      	adds	r7, #16
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b082      	sub	sp, #8
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f001 fd4f 	bl	800b1a0 <USBD_LL_Start>
 8009702:	4603      	mov	r3, r0
}
 8009704:	4618      	mov	r0, r3
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009714:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009716:	4618      	mov	r0, r3
 8009718:	370c      	adds	r7, #12
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr

08009722 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b084      	sub	sp, #16
 8009726:	af00      	add	r7, sp, #0
 8009728:	6078      	str	r0, [r7, #4]
 800972a:	460b      	mov	r3, r1
 800972c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009738:	2b00      	cmp	r3, #0
 800973a:	d009      	beq.n	8009750 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	78fa      	ldrb	r2, [r7, #3]
 8009746:	4611      	mov	r1, r2
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	4798      	blx	r3
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009750:	7bfb      	ldrb	r3, [r7, #15]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b084      	sub	sp, #16
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	460b      	mov	r3, r1
 8009764:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009766:	2300      	movs	r3, #0
 8009768:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	78fa      	ldrb	r2, [r7, #3]
 8009774:	4611      	mov	r1, r2
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	4798      	blx	r3
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d001      	beq.n	8009784 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009780:	2303      	movs	r3, #3
 8009782:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009784:	7bfb      	ldrb	r3, [r7, #15]
}
 8009786:	4618      	mov	r0, r3
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800978e:	b580      	push	{r7, lr}
 8009790:	b084      	sub	sp, #16
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800979e:	6839      	ldr	r1, [r7, #0]
 80097a0:	4618      	mov	r0, r3
 80097a2:	f001 f922 	bl	800a9ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2201      	movs	r2, #1
 80097aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80097b4:	461a      	mov	r2, r3
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80097c2:	f003 031f 	and.w	r3, r3, #31
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d01a      	beq.n	8009800 <USBD_LL_SetupStage+0x72>
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d822      	bhi.n	8009814 <USBD_LL_SetupStage+0x86>
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d002      	beq.n	80097d8 <USBD_LL_SetupStage+0x4a>
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d00a      	beq.n	80097ec <USBD_LL_SetupStage+0x5e>
 80097d6:	e01d      	b.n	8009814 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80097de:	4619      	mov	r1, r3
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fb77 	bl	8009ed4 <USBD_StdDevReq>
 80097e6:	4603      	mov	r3, r0
 80097e8:	73fb      	strb	r3, [r7, #15]
      break;
 80097ea:	e020      	b.n	800982e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80097f2:	4619      	mov	r1, r3
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 fbdf 	bl	8009fb8 <USBD_StdItfReq>
 80097fa:	4603      	mov	r3, r0
 80097fc:	73fb      	strb	r3, [r7, #15]
      break;
 80097fe:	e016      	b.n	800982e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009806:	4619      	mov	r1, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 fc41 	bl	800a090 <USBD_StdEPReq>
 800980e:	4603      	mov	r3, r0
 8009810:	73fb      	strb	r3, [r7, #15]
      break;
 8009812:	e00c      	b.n	800982e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800981a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800981e:	b2db      	uxtb	r3, r3
 8009820:	4619      	mov	r1, r3
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f001 fd1c 	bl	800b260 <USBD_LL_StallEP>
 8009828:	4603      	mov	r3, r0
 800982a:	73fb      	strb	r3, [r7, #15]
      break;
 800982c:	bf00      	nop
  }

  return ret;
 800982e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b086      	sub	sp, #24
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	460b      	mov	r3, r1
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800984a:	7afb      	ldrb	r3, [r7, #11]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d177      	bne.n	8009940 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009856:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800985e:	2b03      	cmp	r3, #3
 8009860:	f040 80a1 	bne.w	80099a6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	693a      	ldr	r2, [r7, #16]
 800986a:	8992      	ldrh	r2, [r2, #12]
 800986c:	4293      	cmp	r3, r2
 800986e:	d91c      	bls.n	80098aa <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	8992      	ldrh	r2, [r2, #12]
 8009878:	1a9a      	subs	r2, r3, r2
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	693a      	ldr	r2, [r7, #16]
 8009884:	8992      	ldrh	r2, [r2, #12]
 8009886:	441a      	add	r2, r3
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	6919      	ldr	r1, [r3, #16]
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	899b      	ldrh	r3, [r3, #12]
 8009894:	461a      	mov	r2, r3
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	4293      	cmp	r3, r2
 800989c:	bf38      	it	cc
 800989e:	4613      	movcc	r3, r2
 80098a0:	461a      	mov	r2, r3
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f001 f987 	bl	800abb6 <USBD_CtlContinueRx>
 80098a8:	e07d      	b.n	80099a6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80098b0:	f003 031f 	and.w	r3, r3, #31
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d014      	beq.n	80098e2 <USBD_LL_DataOutStage+0xaa>
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d81d      	bhi.n	80098f8 <USBD_LL_DataOutStage+0xc0>
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d002      	beq.n	80098c6 <USBD_LL_DataOutStage+0x8e>
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d003      	beq.n	80098cc <USBD_LL_DataOutStage+0x94>
 80098c4:	e018      	b.n	80098f8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80098c6:	2300      	movs	r3, #0
 80098c8:	75bb      	strb	r3, [r7, #22]
            break;
 80098ca:	e018      	b.n	80098fe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	4619      	mov	r1, r3
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 fa6e 	bl	8009db8 <USBD_CoreFindIF>
 80098dc:	4603      	mov	r3, r0
 80098de:	75bb      	strb	r3, [r7, #22]
            break;
 80098e0:	e00d      	b.n	80098fe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	4619      	mov	r1, r3
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f000 fa70 	bl	8009dd2 <USBD_CoreFindEP>
 80098f2:	4603      	mov	r3, r0
 80098f4:	75bb      	strb	r3, [r7, #22]
            break;
 80098f6:	e002      	b.n	80098fe <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80098f8:	2300      	movs	r3, #0
 80098fa:	75bb      	strb	r3, [r7, #22]
            break;
 80098fc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80098fe:	7dbb      	ldrb	r3, [r7, #22]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d119      	bne.n	8009938 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800990a:	b2db      	uxtb	r3, r3
 800990c:	2b03      	cmp	r3, #3
 800990e:	d113      	bne.n	8009938 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009910:	7dba      	ldrb	r2, [r7, #22]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	32ae      	adds	r2, #174	@ 0xae
 8009916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800991a:	691b      	ldr	r3, [r3, #16]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00b      	beq.n	8009938 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009920:	7dba      	ldrb	r2, [r7, #22]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009928:	7dba      	ldrb	r2, [r7, #22]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	32ae      	adds	r2, #174	@ 0xae
 800992e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	f001 f94d 	bl	800abd8 <USBD_CtlSendStatus>
 800993e:	e032      	b.n	80099a6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009940:	7afb      	ldrb	r3, [r7, #11]
 8009942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009946:	b2db      	uxtb	r3, r3
 8009948:	4619      	mov	r1, r3
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f000 fa41 	bl	8009dd2 <USBD_CoreFindEP>
 8009950:	4603      	mov	r3, r0
 8009952:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009954:	7dbb      	ldrb	r3, [r7, #22]
 8009956:	2bff      	cmp	r3, #255	@ 0xff
 8009958:	d025      	beq.n	80099a6 <USBD_LL_DataOutStage+0x16e>
 800995a:	7dbb      	ldrb	r3, [r7, #22]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d122      	bne.n	80099a6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009966:	b2db      	uxtb	r3, r3
 8009968:	2b03      	cmp	r3, #3
 800996a:	d117      	bne.n	800999c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800996c:	7dba      	ldrb	r2, [r7, #22]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	32ae      	adds	r2, #174	@ 0xae
 8009972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00f      	beq.n	800999c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800997c:	7dba      	ldrb	r2, [r7, #22]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009984:	7dba      	ldrb	r2, [r7, #22]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	32ae      	adds	r2, #174	@ 0xae
 800998a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800998e:	699b      	ldr	r3, [r3, #24]
 8009990:	7afa      	ldrb	r2, [r7, #11]
 8009992:	4611      	mov	r1, r2
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	4798      	blx	r3
 8009998:	4603      	mov	r3, r0
 800999a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800999c:	7dfb      	ldrb	r3, [r7, #23]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d001      	beq.n	80099a6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80099a2:	7dfb      	ldrb	r3, [r7, #23]
 80099a4:	e000      	b.n	80099a8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3718      	adds	r7, #24
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	460b      	mov	r3, r1
 80099ba:	607a      	str	r2, [r7, #4]
 80099bc:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80099be:	7afb      	ldrb	r3, [r7, #11]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d178      	bne.n	8009ab6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	3314      	adds	r3, #20
 80099c8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d163      	bne.n	8009a9c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	693a      	ldr	r2, [r7, #16]
 80099da:	8992      	ldrh	r2, [r2, #12]
 80099dc:	4293      	cmp	r3, r2
 80099de:	d91c      	bls.n	8009a1a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	8992      	ldrh	r2, [r2, #12]
 80099e8:	1a9a      	subs	r2, r3, r2
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	691b      	ldr	r3, [r3, #16]
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	8992      	ldrh	r2, [r2, #12]
 80099f6:	441a      	add	r2, r3
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	6919      	ldr	r1, [r3, #16]
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	461a      	mov	r2, r3
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f001 f8c4 	bl	800ab94 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	2200      	movs	r2, #0
 8009a10:	2100      	movs	r1, #0
 8009a12:	68f8      	ldr	r0, [r7, #12]
 8009a14:	f001 fcce 	bl	800b3b4 <USBD_LL_PrepareReceive>
 8009a18:	e040      	b.n	8009a9c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	899b      	ldrh	r3, [r3, #12]
 8009a1e:	461a      	mov	r2, r3
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d11c      	bne.n	8009a62 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d316      	bcc.n	8009a62 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d20f      	bcs.n	8009a62 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009a42:	2200      	movs	r2, #0
 8009a44:	2100      	movs	r1, #0
 8009a46:	68f8      	ldr	r0, [r7, #12]
 8009a48:	f001 f8a4 	bl	800ab94 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a54:	2300      	movs	r3, #0
 8009a56:	2200      	movs	r2, #0
 8009a58:	2100      	movs	r1, #0
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f001 fcaa 	bl	800b3b4 <USBD_LL_PrepareReceive>
 8009a60:	e01c      	b.n	8009a9c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b03      	cmp	r3, #3
 8009a6c:	d10f      	bne.n	8009a8e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d009      	beq.n	8009a8e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a8e:	2180      	movs	r1, #128	@ 0x80
 8009a90:	68f8      	ldr	r0, [r7, #12]
 8009a92:	f001 fbe5 	bl	800b260 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009a96:	68f8      	ldr	r0, [r7, #12]
 8009a98:	f001 f8b1 	bl	800abfe <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d03a      	beq.n	8009b1c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f7ff fe30 	bl	800970c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009ab4:	e032      	b.n	8009b1c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009ab6:	7afb      	ldrb	r3, [r7, #11]
 8009ab8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	4619      	mov	r1, r3
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f000 f986 	bl	8009dd2 <USBD_CoreFindEP>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009aca:	7dfb      	ldrb	r3, [r7, #23]
 8009acc:	2bff      	cmp	r3, #255	@ 0xff
 8009ace:	d025      	beq.n	8009b1c <USBD_LL_DataInStage+0x16c>
 8009ad0:	7dfb      	ldrb	r3, [r7, #23]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d122      	bne.n	8009b1c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	2b03      	cmp	r3, #3
 8009ae0:	d11c      	bne.n	8009b1c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009ae2:	7dfa      	ldrb	r2, [r7, #23]
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	32ae      	adds	r2, #174	@ 0xae
 8009ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aec:	695b      	ldr	r3, [r3, #20]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d014      	beq.n	8009b1c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009af2:	7dfa      	ldrb	r2, [r7, #23]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009afa:	7dfa      	ldrb	r2, [r7, #23]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	32ae      	adds	r2, #174	@ 0xae
 8009b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	7afa      	ldrb	r2, [r7, #11]
 8009b08:	4611      	mov	r1, r2
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	4798      	blx	r3
 8009b0e:	4603      	mov	r3, r0
 8009b10:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009b12:	7dbb      	ldrb	r3, [r7, #22]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d001      	beq.n	8009b1c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009b18:	7dbb      	ldrb	r3, [r7, #22]
 8009b1a:	e000      	b.n	8009b1e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3718      	adds	r7, #24
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}

08009b26 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b084      	sub	sp, #16
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2201      	movs	r2, #1
 8009b36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d014      	beq.n	8009b8c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b68:	685b      	ldr	r3, [r3, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00e      	beq.n	8009b8c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b74:	685b      	ldr	r3, [r3, #4]
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	6852      	ldr	r2, [r2, #4]
 8009b7a:	b2d2      	uxtb	r2, r2
 8009b7c:	4611      	mov	r1, r2
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	4798      	blx	r3
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009b8c:	2340      	movs	r3, #64	@ 0x40
 8009b8e:	2200      	movs	r2, #0
 8009b90:	2100      	movs	r1, #0
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f001 fb1f 	bl	800b1d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2240      	movs	r2, #64	@ 0x40
 8009ba4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ba8:	2340      	movs	r3, #64	@ 0x40
 8009baa:	2200      	movs	r2, #0
 8009bac:	2180      	movs	r1, #128	@ 0x80
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f001 fb11 	bl	800b1d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2240      	movs	r2, #64	@ 0x40
 8009bc0:	841a      	strh	r2, [r3, #32]

  return ret;
 8009bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	78fa      	ldrb	r2, [r7, #3]
 8009bdc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b04      	cmp	r3, #4
 8009bfe:	d006      	beq.n	8009c0e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c06:	b2da      	uxtb	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2204      	movs	r2, #4
 8009c12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009c16:	2300      	movs	r3, #0
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	370c      	adds	r7, #12
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr

08009c24 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b04      	cmp	r3, #4
 8009c36:	d106      	bne.n	8009c46 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009c3e:	b2da      	uxtb	r2, r3
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	370c      	adds	r7, #12
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	2b03      	cmp	r3, #3
 8009c66:	d110      	bne.n	8009c8a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00b      	beq.n	8009c8a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d005      	beq.n	8009c8a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c84:	69db      	ldr	r3, [r3, #28]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3708      	adds	r7, #8
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b082      	sub	sp, #8
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	32ae      	adds	r2, #174	@ 0xae
 8009caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d101      	bne.n	8009cb6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e01c      	b.n	8009cf0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	2b03      	cmp	r3, #3
 8009cc0:	d115      	bne.n	8009cee <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	32ae      	adds	r2, #174	@ 0xae
 8009ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cd0:	6a1b      	ldr	r3, [r3, #32]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00b      	beq.n	8009cee <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	32ae      	adds	r2, #174	@ 0xae
 8009ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ce4:	6a1b      	ldr	r3, [r3, #32]
 8009ce6:	78fa      	ldrb	r2, [r7, #3]
 8009ce8:	4611      	mov	r1, r2
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3708      	adds	r7, #8
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	460b      	mov	r3, r1
 8009d02:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	32ae      	adds	r2, #174	@ 0xae
 8009d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d101      	bne.n	8009d1a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e01c      	b.n	8009d54 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	2b03      	cmp	r3, #3
 8009d24:	d115      	bne.n	8009d52 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	32ae      	adds	r2, #174	@ 0xae
 8009d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00b      	beq.n	8009d52 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	32ae      	adds	r2, #174	@ 0xae
 8009d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d4a:	78fa      	ldrb	r2, [r7, #3]
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3708      	adds	r7, #8
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	370c      	adds	r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr

08009d72 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d72:	b580      	push	{r7, lr}
 8009d74:	b084      	sub	sp, #16
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00e      	beq.n	8009dae <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	6852      	ldr	r2, [r2, #4]
 8009d9c:	b2d2      	uxtb	r2, r2
 8009d9e:	4611      	mov	r1, r2
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	4798      	blx	r3
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d001      	beq.n	8009dae <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009daa:	2303      	movs	r3, #3
 8009dac:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009dc4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	370c      	adds	r7, #12
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b083      	sub	sp, #12
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
 8009dda:	460b      	mov	r3, r1
 8009ddc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009dde:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	460b      	mov	r3, r1
 8009df6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009e00:	2300      	movs	r3, #0
 8009e02:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	885b      	ldrh	r3, [r3, #2]
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	68fa      	ldr	r2, [r7, #12]
 8009e0c:	7812      	ldrb	r2, [r2, #0]
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d91f      	bls.n	8009e52 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009e18:	e013      	b.n	8009e42 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009e1a:	f107 030a 	add.w	r3, r7, #10
 8009e1e:	4619      	mov	r1, r3
 8009e20:	6978      	ldr	r0, [r7, #20]
 8009e22:	f000 f81b 	bl	8009e5c <USBD_GetNextDesc>
 8009e26:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	785b      	ldrb	r3, [r3, #1]
 8009e2c:	2b05      	cmp	r3, #5
 8009e2e:	d108      	bne.n	8009e42 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	789b      	ldrb	r3, [r3, #2]
 8009e38:	78fa      	ldrb	r2, [r7, #3]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d008      	beq.n	8009e50 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	885b      	ldrh	r3, [r3, #2]
 8009e46:	b29a      	uxth	r2, r3
 8009e48:	897b      	ldrh	r3, [r7, #10]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d8e5      	bhi.n	8009e1a <USBD_GetEpDesc+0x2e>
 8009e4e:	e000      	b.n	8009e52 <USBD_GetEpDesc+0x66>
          break;
 8009e50:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009e52:	693b      	ldr	r3, [r7, #16]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3718      	adds	r7, #24
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	881b      	ldrh	r3, [r3, #0]
 8009e6e:	68fa      	ldr	r2, [r7, #12]
 8009e70:	7812      	ldrb	r2, [r2, #0]
 8009e72:	4413      	add	r3, r2
 8009e74:	b29a      	uxth	r2, r3
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	781b      	ldrb	r3, [r3, #0]
 8009e7e:	461a      	mov	r2, r3
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	4413      	add	r3, r2
 8009e84:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009e86:	68fb      	ldr	r3, [r7, #12]
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3714      	adds	r7, #20
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr

08009e94 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b087      	sub	sp, #28
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009eb2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009eb6:	021b      	lsls	r3, r3, #8
 8009eb8:	b21a      	sxth	r2, r3
 8009eba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	b21b      	sxth	r3, r3
 8009ec2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009ec4:	89fb      	ldrh	r3, [r7, #14]
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	371c      	adds	r7, #28
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
	...

08009ed4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009eea:	2b40      	cmp	r3, #64	@ 0x40
 8009eec:	d005      	beq.n	8009efa <USBD_StdDevReq+0x26>
 8009eee:	2b40      	cmp	r3, #64	@ 0x40
 8009ef0:	d857      	bhi.n	8009fa2 <USBD_StdDevReq+0xce>
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00f      	beq.n	8009f16 <USBD_StdDevReq+0x42>
 8009ef6:	2b20      	cmp	r3, #32
 8009ef8:	d153      	bne.n	8009fa2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	32ae      	adds	r2, #174	@ 0xae
 8009f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	6839      	ldr	r1, [r7, #0]
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	4798      	blx	r3
 8009f10:	4603      	mov	r3, r0
 8009f12:	73fb      	strb	r3, [r7, #15]
      break;
 8009f14:	e04a      	b.n	8009fac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	785b      	ldrb	r3, [r3, #1]
 8009f1a:	2b09      	cmp	r3, #9
 8009f1c:	d83b      	bhi.n	8009f96 <USBD_StdDevReq+0xc2>
 8009f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f24 <USBD_StdDevReq+0x50>)
 8009f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f24:	08009f79 	.word	0x08009f79
 8009f28:	08009f8d 	.word	0x08009f8d
 8009f2c:	08009f97 	.word	0x08009f97
 8009f30:	08009f83 	.word	0x08009f83
 8009f34:	08009f97 	.word	0x08009f97
 8009f38:	08009f57 	.word	0x08009f57
 8009f3c:	08009f4d 	.word	0x08009f4d
 8009f40:	08009f97 	.word	0x08009f97
 8009f44:	08009f6f 	.word	0x08009f6f
 8009f48:	08009f61 	.word	0x08009f61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009f4c:	6839      	ldr	r1, [r7, #0]
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 fa3e 	bl	800a3d0 <USBD_GetDescriptor>
          break;
 8009f54:	e024      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009f56:	6839      	ldr	r1, [r7, #0]
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 fba3 	bl	800a6a4 <USBD_SetAddress>
          break;
 8009f5e:	e01f      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009f60:	6839      	ldr	r1, [r7, #0]
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 fbe2 	bl	800a72c <USBD_SetConfig>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	73fb      	strb	r3, [r7, #15]
          break;
 8009f6c:	e018      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009f6e:	6839      	ldr	r1, [r7, #0]
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 fc85 	bl	800a880 <USBD_GetConfig>
          break;
 8009f76:	e013      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fcb6 	bl	800a8ec <USBD_GetStatus>
          break;
 8009f80:	e00e      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fce5 	bl	800a954 <USBD_SetFeature>
          break;
 8009f8a:	e009      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009f8c:	6839      	ldr	r1, [r7, #0]
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fd09 	bl	800a9a6 <USBD_ClrFeature>
          break;
 8009f94:	e004      	b.n	8009fa0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009f96:	6839      	ldr	r1, [r7, #0]
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 fd60 	bl	800aa5e <USBD_CtlError>
          break;
 8009f9e:	bf00      	nop
      }
      break;
 8009fa0:	e004      	b.n	8009fac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009fa2:	6839      	ldr	r1, [r7, #0]
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 fd5a 	bl	800aa5e <USBD_CtlError>
      break;
 8009faa:	bf00      	nop
  }

  return ret;
 8009fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop

08009fb8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009fce:	2b40      	cmp	r3, #64	@ 0x40
 8009fd0:	d005      	beq.n	8009fde <USBD_StdItfReq+0x26>
 8009fd2:	2b40      	cmp	r3, #64	@ 0x40
 8009fd4:	d852      	bhi.n	800a07c <USBD_StdItfReq+0xc4>
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <USBD_StdItfReq+0x26>
 8009fda:	2b20      	cmp	r3, #32
 8009fdc:	d14e      	bne.n	800a07c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d840      	bhi.n	800a06e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	889b      	ldrh	r3, [r3, #4]
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d836      	bhi.n	800a064 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	889b      	ldrh	r3, [r3, #4]
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7ff feda 	bl	8009db8 <USBD_CoreFindIF>
 800a004:	4603      	mov	r3, r0
 800a006:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	2bff      	cmp	r3, #255	@ 0xff
 800a00c:	d01d      	beq.n	800a04a <USBD_StdItfReq+0x92>
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d11a      	bne.n	800a04a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a014:	7bba      	ldrb	r2, [r7, #14]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	32ae      	adds	r2, #174	@ 0xae
 800a01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00f      	beq.n	800a044 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a024:	7bba      	ldrb	r2, [r7, #14]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a02c:	7bba      	ldrb	r2, [r7, #14]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	32ae      	adds	r2, #174	@ 0xae
 800a032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	4798      	blx	r3
 800a03e:	4603      	mov	r3, r0
 800a040:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a042:	e004      	b.n	800a04e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a044:	2303      	movs	r3, #3
 800a046:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a048:	e001      	b.n	800a04e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a04a:	2303      	movs	r3, #3
 800a04c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	88db      	ldrh	r3, [r3, #6]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d110      	bne.n	800a078 <USBD_StdItfReq+0xc0>
 800a056:	7bfb      	ldrb	r3, [r7, #15]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10d      	bne.n	800a078 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 fdbb 	bl	800abd8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a062:	e009      	b.n	800a078 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 fcf9 	bl	800aa5e <USBD_CtlError>
          break;
 800a06c:	e004      	b.n	800a078 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a06e:	6839      	ldr	r1, [r7, #0]
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 fcf4 	bl	800aa5e <USBD_CtlError>
          break;
 800a076:	e000      	b.n	800a07a <USBD_StdItfReq+0xc2>
          break;
 800a078:	bf00      	nop
      }
      break;
 800a07a:	e004      	b.n	800a086 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a07c:	6839      	ldr	r1, [r7, #0]
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 fced 	bl	800aa5e <USBD_CtlError>
      break;
 800a084:	bf00      	nop
  }

  return ret;
 800a086:	7bfb      	ldrb	r3, [r7, #15]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3710      	adds	r7, #16
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	889b      	ldrh	r3, [r3, #4]
 800a0a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0ac:	2b40      	cmp	r3, #64	@ 0x40
 800a0ae:	d007      	beq.n	800a0c0 <USBD_StdEPReq+0x30>
 800a0b0:	2b40      	cmp	r3, #64	@ 0x40
 800a0b2:	f200 8181 	bhi.w	800a3b8 <USBD_StdEPReq+0x328>
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d02a      	beq.n	800a110 <USBD_StdEPReq+0x80>
 800a0ba:	2b20      	cmp	r3, #32
 800a0bc:	f040 817c 	bne.w	800a3b8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a0c0:	7bbb      	ldrb	r3, [r7, #14]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f7ff fe84 	bl	8009dd2 <USBD_CoreFindEP>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0ce:	7b7b      	ldrb	r3, [r7, #13]
 800a0d0:	2bff      	cmp	r3, #255	@ 0xff
 800a0d2:	f000 8176 	beq.w	800a3c2 <USBD_StdEPReq+0x332>
 800a0d6:	7b7b      	ldrb	r3, [r7, #13]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f040 8172 	bne.w	800a3c2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a0de:	7b7a      	ldrb	r2, [r7, #13]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a0e6:	7b7a      	ldrb	r2, [r7, #13]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	32ae      	adds	r2, #174	@ 0xae
 800a0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f0:	689b      	ldr	r3, [r3, #8]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 8165 	beq.w	800a3c2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a0f8:	7b7a      	ldrb	r2, [r7, #13]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	32ae      	adds	r2, #174	@ 0xae
 800a0fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	6839      	ldr	r1, [r7, #0]
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	4798      	blx	r3
 800a10a:	4603      	mov	r3, r0
 800a10c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a10e:	e158      	b.n	800a3c2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	785b      	ldrb	r3, [r3, #1]
 800a114:	2b03      	cmp	r3, #3
 800a116:	d008      	beq.n	800a12a <USBD_StdEPReq+0x9a>
 800a118:	2b03      	cmp	r3, #3
 800a11a:	f300 8147 	bgt.w	800a3ac <USBD_StdEPReq+0x31c>
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 809b 	beq.w	800a25a <USBD_StdEPReq+0x1ca>
 800a124:	2b01      	cmp	r3, #1
 800a126:	d03c      	beq.n	800a1a2 <USBD_StdEPReq+0x112>
 800a128:	e140      	b.n	800a3ac <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a130:	b2db      	uxtb	r3, r3
 800a132:	2b02      	cmp	r3, #2
 800a134:	d002      	beq.n	800a13c <USBD_StdEPReq+0xac>
 800a136:	2b03      	cmp	r3, #3
 800a138:	d016      	beq.n	800a168 <USBD_StdEPReq+0xd8>
 800a13a:	e02c      	b.n	800a196 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a13c:	7bbb      	ldrb	r3, [r7, #14]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00d      	beq.n	800a15e <USBD_StdEPReq+0xce>
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b80      	cmp	r3, #128	@ 0x80
 800a146:	d00a      	beq.n	800a15e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a148:	7bbb      	ldrb	r3, [r7, #14]
 800a14a:	4619      	mov	r1, r3
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f001 f887 	bl	800b260 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a152:	2180      	movs	r1, #128	@ 0x80
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f001 f883 	bl	800b260 <USBD_LL_StallEP>
 800a15a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a15c:	e020      	b.n	800a1a0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fc7c 	bl	800aa5e <USBD_CtlError>
              break;
 800a166:	e01b      	b.n	800a1a0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	885b      	ldrh	r3, [r3, #2]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d10e      	bne.n	800a18e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a170:	7bbb      	ldrb	r3, [r7, #14]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d00b      	beq.n	800a18e <USBD_StdEPReq+0xfe>
 800a176:	7bbb      	ldrb	r3, [r7, #14]
 800a178:	2b80      	cmp	r3, #128	@ 0x80
 800a17a:	d008      	beq.n	800a18e <USBD_StdEPReq+0xfe>
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	88db      	ldrh	r3, [r3, #6]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d104      	bne.n	800a18e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a184:	7bbb      	ldrb	r3, [r7, #14]
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f001 f869 	bl	800b260 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f000 fd22 	bl	800abd8 <USBD_CtlSendStatus>

              break;
 800a194:	e004      	b.n	800a1a0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a196:	6839      	ldr	r1, [r7, #0]
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fc60 	bl	800aa5e <USBD_CtlError>
              break;
 800a19e:	bf00      	nop
          }
          break;
 800a1a0:	e109      	b.n	800a3b6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d002      	beq.n	800a1b4 <USBD_StdEPReq+0x124>
 800a1ae:	2b03      	cmp	r3, #3
 800a1b0:	d016      	beq.n	800a1e0 <USBD_StdEPReq+0x150>
 800a1b2:	e04b      	b.n	800a24c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1b4:	7bbb      	ldrb	r3, [r7, #14]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00d      	beq.n	800a1d6 <USBD_StdEPReq+0x146>
 800a1ba:	7bbb      	ldrb	r3, [r7, #14]
 800a1bc:	2b80      	cmp	r3, #128	@ 0x80
 800a1be:	d00a      	beq.n	800a1d6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a1c0:	7bbb      	ldrb	r3, [r7, #14]
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f001 f84b 	bl	800b260 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1ca:	2180      	movs	r1, #128	@ 0x80
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f001 f847 	bl	800b260 <USBD_LL_StallEP>
 800a1d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a1d4:	e040      	b.n	800a258 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a1d6:	6839      	ldr	r1, [r7, #0]
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 fc40 	bl	800aa5e <USBD_CtlError>
              break;
 800a1de:	e03b      	b.n	800a258 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	885b      	ldrh	r3, [r3, #2]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d136      	bne.n	800a256 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a1e8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d004      	beq.n	800a1fc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f001 f851 	bl	800b29e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fceb 	bl	800abd8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a202:	7bbb      	ldrb	r3, [r7, #14]
 800a204:	4619      	mov	r1, r3
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f7ff fde3 	bl	8009dd2 <USBD_CoreFindEP>
 800a20c:	4603      	mov	r3, r0
 800a20e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a210:	7b7b      	ldrb	r3, [r7, #13]
 800a212:	2bff      	cmp	r3, #255	@ 0xff
 800a214:	d01f      	beq.n	800a256 <USBD_StdEPReq+0x1c6>
 800a216:	7b7b      	ldrb	r3, [r7, #13]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d11c      	bne.n	800a256 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a21c:	7b7a      	ldrb	r2, [r7, #13]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a224:	7b7a      	ldrb	r2, [r7, #13]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	32ae      	adds	r2, #174	@ 0xae
 800a22a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d010      	beq.n	800a256 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a234:	7b7a      	ldrb	r2, [r7, #13]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	32ae      	adds	r2, #174	@ 0xae
 800a23a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	6839      	ldr	r1, [r7, #0]
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	4798      	blx	r3
 800a246:	4603      	mov	r3, r0
 800a248:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a24a:	e004      	b.n	800a256 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a24c:	6839      	ldr	r1, [r7, #0]
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fc05 	bl	800aa5e <USBD_CtlError>
              break;
 800a254:	e000      	b.n	800a258 <USBD_StdEPReq+0x1c8>
              break;
 800a256:	bf00      	nop
          }
          break;
 800a258:	e0ad      	b.n	800a3b6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a260:	b2db      	uxtb	r3, r3
 800a262:	2b02      	cmp	r3, #2
 800a264:	d002      	beq.n	800a26c <USBD_StdEPReq+0x1dc>
 800a266:	2b03      	cmp	r3, #3
 800a268:	d033      	beq.n	800a2d2 <USBD_StdEPReq+0x242>
 800a26a:	e099      	b.n	800a3a0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a26c:	7bbb      	ldrb	r3, [r7, #14]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d007      	beq.n	800a282 <USBD_StdEPReq+0x1f2>
 800a272:	7bbb      	ldrb	r3, [r7, #14]
 800a274:	2b80      	cmp	r3, #128	@ 0x80
 800a276:	d004      	beq.n	800a282 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a278:	6839      	ldr	r1, [r7, #0]
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fbef 	bl	800aa5e <USBD_CtlError>
                break;
 800a280:	e093      	b.n	800a3aa <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a282:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a286:	2b00      	cmp	r3, #0
 800a288:	da0b      	bge.n	800a2a2 <USBD_StdEPReq+0x212>
 800a28a:	7bbb      	ldrb	r3, [r7, #14]
 800a28c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a290:	4613      	mov	r3, r2
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	4413      	add	r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	3310      	adds	r3, #16
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	4413      	add	r3, r2
 800a29e:	3304      	adds	r3, #4
 800a2a0:	e00b      	b.n	800a2ba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	4413      	add	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	330e      	adds	r3, #14
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fc44 	bl	800ab58 <USBD_CtlSendData>
              break;
 800a2d0:	e06b      	b.n	800a3aa <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a2d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	da11      	bge.n	800a2fe <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a2da:	7bbb      	ldrb	r3, [r7, #14]
 800a2dc:	f003 020f 	and.w	r2, r3, #15
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	440b      	add	r3, r1
 800a2ec:	3323      	adds	r3, #35	@ 0x23
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d117      	bne.n	800a324 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a2f4:	6839      	ldr	r1, [r7, #0]
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 fbb1 	bl	800aa5e <USBD_CtlError>
                  break;
 800a2fc:	e055      	b.n	800a3aa <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a2fe:	7bbb      	ldrb	r3, [r7, #14]
 800a300:	f003 020f 	and.w	r2, r3, #15
 800a304:	6879      	ldr	r1, [r7, #4]
 800a306:	4613      	mov	r3, r2
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	4413      	add	r3, r2
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	440b      	add	r3, r1
 800a310:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d104      	bne.n	800a324 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a31a:	6839      	ldr	r1, [r7, #0]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fb9e 	bl	800aa5e <USBD_CtlError>
                  break;
 800a322:	e042      	b.n	800a3aa <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a324:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	da0b      	bge.n	800a344 <USBD_StdEPReq+0x2b4>
 800a32c:	7bbb      	ldrb	r3, [r7, #14]
 800a32e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a332:	4613      	mov	r3, r2
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	4413      	add	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	3310      	adds	r3, #16
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	4413      	add	r3, r2
 800a340:	3304      	adds	r3, #4
 800a342:	e00b      	b.n	800a35c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a344:	7bbb      	ldrb	r3, [r7, #14]
 800a346:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a34a:	4613      	mov	r3, r2
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4413      	add	r3, r2
 800a350:	009b      	lsls	r3, r3, #2
 800a352:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	4413      	add	r3, r2
 800a35a:	3304      	adds	r3, #4
 800a35c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d002      	beq.n	800a36a <USBD_StdEPReq+0x2da>
 800a364:	7bbb      	ldrb	r3, [r7, #14]
 800a366:	2b80      	cmp	r3, #128	@ 0x80
 800a368:	d103      	bne.n	800a372 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2200      	movs	r2, #0
 800a36e:	739a      	strb	r2, [r3, #14]
 800a370:	e00e      	b.n	800a390 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a372:	7bbb      	ldrb	r3, [r7, #14]
 800a374:	4619      	mov	r1, r3
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 ffb0 	bl	800b2dc <USBD_LL_IsStallEP>
 800a37c:	4603      	mov	r3, r0
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d003      	beq.n	800a38a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	2201      	movs	r2, #1
 800a386:	739a      	strb	r2, [r3, #14]
 800a388:	e002      	b.n	800a390 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	2200      	movs	r2, #0
 800a38e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	330e      	adds	r3, #14
 800a394:	2202      	movs	r2, #2
 800a396:	4619      	mov	r1, r3
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fbdd 	bl	800ab58 <USBD_CtlSendData>
              break;
 800a39e:	e004      	b.n	800a3aa <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fb5b 	bl	800aa5e <USBD_CtlError>
              break;
 800a3a8:	bf00      	nop
          }
          break;
 800a3aa:	e004      	b.n	800a3b6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a3ac:	6839      	ldr	r1, [r7, #0]
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 fb55 	bl	800aa5e <USBD_CtlError>
          break;
 800a3b4:	bf00      	nop
      }
      break;
 800a3b6:	e005      	b.n	800a3c4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a3b8:	6839      	ldr	r1, [r7, #0]
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 fb4f 	bl	800aa5e <USBD_CtlError>
      break;
 800a3c0:	e000      	b.n	800a3c4 <USBD_StdEPReq+0x334>
      break;
 800a3c2:	bf00      	nop
  }

  return ret;
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
	...

0800a3d0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	885b      	ldrh	r3, [r3, #2]
 800a3ea:	0a1b      	lsrs	r3, r3, #8
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	2b06      	cmp	r3, #6
 800a3f2:	f200 8128 	bhi.w	800a646 <USBD_GetDescriptor+0x276>
 800a3f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3fc <USBD_GetDescriptor+0x2c>)
 800a3f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fc:	0800a419 	.word	0x0800a419
 800a400:	0800a431 	.word	0x0800a431
 800a404:	0800a471 	.word	0x0800a471
 800a408:	0800a647 	.word	0x0800a647
 800a40c:	0800a647 	.word	0x0800a647
 800a410:	0800a5e7 	.word	0x0800a5e7
 800a414:	0800a613 	.word	0x0800a613
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	7c12      	ldrb	r2, [r2, #16]
 800a424:	f107 0108 	add.w	r1, r7, #8
 800a428:	4610      	mov	r0, r2
 800a42a:	4798      	blx	r3
 800a42c:	60f8      	str	r0, [r7, #12]
      break;
 800a42e:	e112      	b.n	800a656 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	7c1b      	ldrb	r3, [r3, #16]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d10d      	bne.n	800a454 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a43e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a440:	f107 0208 	add.w	r2, r7, #8
 800a444:	4610      	mov	r0, r2
 800a446:	4798      	blx	r3
 800a448:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	3301      	adds	r3, #1
 800a44e:	2202      	movs	r2, #2
 800a450:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a452:	e100      	b.n	800a656 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a45a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a45c:	f107 0208 	add.w	r2, r7, #8
 800a460:	4610      	mov	r0, r2
 800a462:	4798      	blx	r3
 800a464:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	3301      	adds	r3, #1
 800a46a:	2202      	movs	r2, #2
 800a46c:	701a      	strb	r2, [r3, #0]
      break;
 800a46e:	e0f2      	b.n	800a656 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	885b      	ldrh	r3, [r3, #2]
 800a474:	b2db      	uxtb	r3, r3
 800a476:	2b05      	cmp	r3, #5
 800a478:	f200 80ac 	bhi.w	800a5d4 <USBD_GetDescriptor+0x204>
 800a47c:	a201      	add	r2, pc, #4	@ (adr r2, 800a484 <USBD_GetDescriptor+0xb4>)
 800a47e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a482:	bf00      	nop
 800a484:	0800a49d 	.word	0x0800a49d
 800a488:	0800a4d1 	.word	0x0800a4d1
 800a48c:	0800a505 	.word	0x0800a505
 800a490:	0800a539 	.word	0x0800a539
 800a494:	0800a56d 	.word	0x0800a56d
 800a498:	0800a5a1 	.word	0x0800a5a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00b      	beq.n	800a4c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	7c12      	ldrb	r2, [r2, #16]
 800a4b4:	f107 0108 	add.w	r1, r7, #8
 800a4b8:	4610      	mov	r0, r2
 800a4ba:	4798      	blx	r3
 800a4bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4be:	e091      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4c0:	6839      	ldr	r1, [r7, #0]
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f000 facb 	bl	800aa5e <USBD_CtlError>
            err++;
 800a4c8:	7afb      	ldrb	r3, [r7, #11]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	72fb      	strb	r3, [r7, #11]
          break;
 800a4ce:	e089      	b.n	800a5e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4d6:	689b      	ldr	r3, [r3, #8]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d00b      	beq.n	800a4f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	7c12      	ldrb	r2, [r2, #16]
 800a4e8:	f107 0108 	add.w	r1, r7, #8
 800a4ec:	4610      	mov	r0, r2
 800a4ee:	4798      	blx	r3
 800a4f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4f2:	e077      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4f4:	6839      	ldr	r1, [r7, #0]
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fab1 	bl	800aa5e <USBD_CtlError>
            err++;
 800a4fc:	7afb      	ldrb	r3, [r7, #11]
 800a4fe:	3301      	adds	r3, #1
 800a500:	72fb      	strb	r3, [r7, #11]
          break;
 800a502:	e06f      	b.n	800a5e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d00b      	beq.n	800a528 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	7c12      	ldrb	r2, [r2, #16]
 800a51c:	f107 0108 	add.w	r1, r7, #8
 800a520:	4610      	mov	r0, r2
 800a522:	4798      	blx	r3
 800a524:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a526:	e05d      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a528:	6839      	ldr	r1, [r7, #0]
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 fa97 	bl	800aa5e <USBD_CtlError>
            err++;
 800a530:	7afb      	ldrb	r3, [r7, #11]
 800a532:	3301      	adds	r3, #1
 800a534:	72fb      	strb	r3, [r7, #11]
          break;
 800a536:	e055      	b.n	800a5e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a53e:	691b      	ldr	r3, [r3, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00b      	beq.n	800a55c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	7c12      	ldrb	r2, [r2, #16]
 800a550:	f107 0108 	add.w	r1, r7, #8
 800a554:	4610      	mov	r0, r2
 800a556:	4798      	blx	r3
 800a558:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a55a:	e043      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a55c:	6839      	ldr	r1, [r7, #0]
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fa7d 	bl	800aa5e <USBD_CtlError>
            err++;
 800a564:	7afb      	ldrb	r3, [r7, #11]
 800a566:	3301      	adds	r3, #1
 800a568:	72fb      	strb	r3, [r7, #11]
          break;
 800a56a:	e03b      	b.n	800a5e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a572:	695b      	ldr	r3, [r3, #20]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00b      	beq.n	800a590 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a57e:	695b      	ldr	r3, [r3, #20]
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	7c12      	ldrb	r2, [r2, #16]
 800a584:	f107 0108 	add.w	r1, r7, #8
 800a588:	4610      	mov	r0, r2
 800a58a:	4798      	blx	r3
 800a58c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a58e:	e029      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a590:	6839      	ldr	r1, [r7, #0]
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 fa63 	bl	800aa5e <USBD_CtlError>
            err++;
 800a598:	7afb      	ldrb	r3, [r7, #11]
 800a59a:	3301      	adds	r3, #1
 800a59c:	72fb      	strb	r3, [r7, #11]
          break;
 800a59e:	e021      	b.n	800a5e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5a6:	699b      	ldr	r3, [r3, #24]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00b      	beq.n	800a5c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	7c12      	ldrb	r2, [r2, #16]
 800a5b8:	f107 0108 	add.w	r1, r7, #8
 800a5bc:	4610      	mov	r0, r2
 800a5be:	4798      	blx	r3
 800a5c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5c2:	e00f      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5c4:	6839      	ldr	r1, [r7, #0]
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fa49 	bl	800aa5e <USBD_CtlError>
            err++;
 800a5cc:	7afb      	ldrb	r3, [r7, #11]
 800a5ce:	3301      	adds	r3, #1
 800a5d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a5d2:	e007      	b.n	800a5e4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a5d4:	6839      	ldr	r1, [r7, #0]
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 fa41 	bl	800aa5e <USBD_CtlError>
          err++;
 800a5dc:	7afb      	ldrb	r3, [r7, #11]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a5e2:	bf00      	nop
      }
      break;
 800a5e4:	e037      	b.n	800a656 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	7c1b      	ldrb	r3, [r3, #16]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d109      	bne.n	800a602 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5f6:	f107 0208 	add.w	r2, r7, #8
 800a5fa:	4610      	mov	r0, r2
 800a5fc:	4798      	blx	r3
 800a5fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a600:	e029      	b.n	800a656 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a602:	6839      	ldr	r1, [r7, #0]
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f000 fa2a 	bl	800aa5e <USBD_CtlError>
        err++;
 800a60a:	7afb      	ldrb	r3, [r7, #11]
 800a60c:	3301      	adds	r3, #1
 800a60e:	72fb      	strb	r3, [r7, #11]
      break;
 800a610:	e021      	b.n	800a656 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	7c1b      	ldrb	r3, [r3, #16]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d10d      	bne.n	800a636 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a622:	f107 0208 	add.w	r2, r7, #8
 800a626:	4610      	mov	r0, r2
 800a628:	4798      	blx	r3
 800a62a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3301      	adds	r3, #1
 800a630:	2207      	movs	r2, #7
 800a632:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a634:	e00f      	b.n	800a656 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a636:	6839      	ldr	r1, [r7, #0]
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 fa10 	bl	800aa5e <USBD_CtlError>
        err++;
 800a63e:	7afb      	ldrb	r3, [r7, #11]
 800a640:	3301      	adds	r3, #1
 800a642:	72fb      	strb	r3, [r7, #11]
      break;
 800a644:	e007      	b.n	800a656 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a646:	6839      	ldr	r1, [r7, #0]
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 fa08 	bl	800aa5e <USBD_CtlError>
      err++;
 800a64e:	7afb      	ldrb	r3, [r7, #11]
 800a650:	3301      	adds	r3, #1
 800a652:	72fb      	strb	r3, [r7, #11]
      break;
 800a654:	bf00      	nop
  }

  if (err != 0U)
 800a656:	7afb      	ldrb	r3, [r7, #11]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d11e      	bne.n	800a69a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	88db      	ldrh	r3, [r3, #6]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d016      	beq.n	800a692 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a664:	893b      	ldrh	r3, [r7, #8]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00e      	beq.n	800a688 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	88da      	ldrh	r2, [r3, #6]
 800a66e:	893b      	ldrh	r3, [r7, #8]
 800a670:	4293      	cmp	r3, r2
 800a672:	bf28      	it	cs
 800a674:	4613      	movcs	r3, r2
 800a676:	b29b      	uxth	r3, r3
 800a678:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a67a:	893b      	ldrh	r3, [r7, #8]
 800a67c:	461a      	mov	r2, r3
 800a67e:	68f9      	ldr	r1, [r7, #12]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fa69 	bl	800ab58 <USBD_CtlSendData>
 800a686:	e009      	b.n	800a69c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a688:	6839      	ldr	r1, [r7, #0]
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 f9e7 	bl	800aa5e <USBD_CtlError>
 800a690:	e004      	b.n	800a69c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f000 faa0 	bl	800abd8 <USBD_CtlSendStatus>
 800a698:	e000      	b.n	800a69c <USBD_GetDescriptor+0x2cc>
    return;
 800a69a:	bf00      	nop
  }
}
 800a69c:	3710      	adds	r7, #16
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}
 800a6a2:	bf00      	nop

0800a6a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	889b      	ldrh	r3, [r3, #4]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d131      	bne.n	800a71a <USBD_SetAddress+0x76>
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	88db      	ldrh	r3, [r3, #6]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d12d      	bne.n	800a71a <USBD_SetAddress+0x76>
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	885b      	ldrh	r3, [r3, #2]
 800a6c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a6c4:	d829      	bhi.n	800a71a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	885b      	ldrh	r3, [r3, #2]
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	2b03      	cmp	r3, #3
 800a6dc:	d104      	bne.n	800a6e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a6de:	6839      	ldr	r1, [r7, #0]
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f9bc 	bl	800aa5e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6e6:	e01d      	b.n	800a724 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	7bfa      	ldrb	r2, [r7, #15]
 800a6ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 fe1d 	bl	800b334 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fa6c 	bl	800abd8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a700:	7bfb      	ldrb	r3, [r7, #15]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d004      	beq.n	800a710 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2202      	movs	r2, #2
 800a70a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a70e:	e009      	b.n	800a724 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a718:	e004      	b.n	800a724 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a71a:	6839      	ldr	r1, [r7, #0]
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f000 f99e 	bl	800aa5e <USBD_CtlError>
  }
}
 800a722:	bf00      	nop
 800a724:	bf00      	nop
 800a726:	3710      	adds	r7, #16
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a736:	2300      	movs	r3, #0
 800a738:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	885b      	ldrh	r3, [r3, #2]
 800a73e:	b2da      	uxtb	r2, r3
 800a740:	4b4e      	ldr	r3, [pc, #312]	@ (800a87c <USBD_SetConfig+0x150>)
 800a742:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a744:	4b4d      	ldr	r3, [pc, #308]	@ (800a87c <USBD_SetConfig+0x150>)
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d905      	bls.n	800a758 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a74c:	6839      	ldr	r1, [r7, #0]
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 f985 	bl	800aa5e <USBD_CtlError>
    return USBD_FAIL;
 800a754:	2303      	movs	r3, #3
 800a756:	e08c      	b.n	800a872 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d002      	beq.n	800a76a <USBD_SetConfig+0x3e>
 800a764:	2b03      	cmp	r3, #3
 800a766:	d029      	beq.n	800a7bc <USBD_SetConfig+0x90>
 800a768:	e075      	b.n	800a856 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a76a:	4b44      	ldr	r3, [pc, #272]	@ (800a87c <USBD_SetConfig+0x150>)
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d020      	beq.n	800a7b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a772:	4b42      	ldr	r3, [pc, #264]	@ (800a87c <USBD_SetConfig+0x150>)
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	461a      	mov	r2, r3
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a77c:	4b3f      	ldr	r3, [pc, #252]	@ (800a87c <USBD_SetConfig+0x150>)
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	4619      	mov	r1, r3
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f7fe ffcd 	bl	8009722 <USBD_SetClassConfig>
 800a788:	4603      	mov	r3, r0
 800a78a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a78c:	7bfb      	ldrb	r3, [r7, #15]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d008      	beq.n	800a7a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a792:	6839      	ldr	r1, [r7, #0]
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 f962 	bl	800aa5e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2202      	movs	r2, #2
 800a79e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a7a2:	e065      	b.n	800a870 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f000 fa17 	bl	800abd8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2203      	movs	r2, #3
 800a7ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a7b2:	e05d      	b.n	800a870 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 fa0f 	bl	800abd8 <USBD_CtlSendStatus>
      break;
 800a7ba:	e059      	b.n	800a870 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a7bc:	4b2f      	ldr	r3, [pc, #188]	@ (800a87c <USBD_SetConfig+0x150>)
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d112      	bne.n	800a7ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2202      	movs	r2, #2
 800a7c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a7cc:	4b2b      	ldr	r3, [pc, #172]	@ (800a87c <USBD_SetConfig+0x150>)
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a7d6:	4b29      	ldr	r3, [pc, #164]	@ (800a87c <USBD_SetConfig+0x150>)
 800a7d8:	781b      	ldrb	r3, [r3, #0]
 800a7da:	4619      	mov	r1, r3
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f7fe ffbc 	bl	800975a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 f9f8 	bl	800abd8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a7e8:	e042      	b.n	800a870 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a7ea:	4b24      	ldr	r3, [pc, #144]	@ (800a87c <USBD_SetConfig+0x150>)
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d02a      	beq.n	800a84e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	4619      	mov	r1, r3
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f7fe ffaa 	bl	800975a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a806:	4b1d      	ldr	r3, [pc, #116]	@ (800a87c <USBD_SetConfig+0x150>)
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	461a      	mov	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a810:	4b1a      	ldr	r3, [pc, #104]	@ (800a87c <USBD_SetConfig+0x150>)
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	4619      	mov	r1, r3
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7fe ff83 	bl	8009722 <USBD_SetClassConfig>
 800a81c:	4603      	mov	r3, r0
 800a81e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a820:	7bfb      	ldrb	r3, [r7, #15]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d00f      	beq.n	800a846 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a826:	6839      	ldr	r1, [r7, #0]
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f000 f918 	bl	800aa5e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	b2db      	uxtb	r3, r3
 800a834:	4619      	mov	r1, r3
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f7fe ff8f 	bl	800975a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2202      	movs	r2, #2
 800a840:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a844:	e014      	b.n	800a870 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 f9c6 	bl	800abd8 <USBD_CtlSendStatus>
      break;
 800a84c:	e010      	b.n	800a870 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f9c2 	bl	800abd8 <USBD_CtlSendStatus>
      break;
 800a854:	e00c      	b.n	800a870 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 f900 	bl	800aa5e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a85e:	4b07      	ldr	r3, [pc, #28]	@ (800a87c <USBD_SetConfig+0x150>)
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	4619      	mov	r1, r3
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7fe ff78 	bl	800975a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a86a:	2303      	movs	r3, #3
 800a86c:	73fb      	strb	r3, [r7, #15]
      break;
 800a86e:	bf00      	nop
  }

  return ret;
 800a870:	7bfb      	ldrb	r3, [r7, #15]
}
 800a872:	4618      	mov	r0, r3
 800a874:	3710      	adds	r7, #16
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	2000043c 	.word	0x2000043c

0800a880 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b082      	sub	sp, #8
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	88db      	ldrh	r3, [r3, #6]
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d004      	beq.n	800a89c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a892:	6839      	ldr	r1, [r7, #0]
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 f8e2 	bl	800aa5e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a89a:	e023      	b.n	800a8e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	dc02      	bgt.n	800a8ae <USBD_GetConfig+0x2e>
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	dc03      	bgt.n	800a8b4 <USBD_GetConfig+0x34>
 800a8ac:	e015      	b.n	800a8da <USBD_GetConfig+0x5a>
 800a8ae:	2b03      	cmp	r3, #3
 800a8b0:	d00b      	beq.n	800a8ca <USBD_GetConfig+0x4a>
 800a8b2:	e012      	b.n	800a8da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	3308      	adds	r3, #8
 800a8be:	2201      	movs	r2, #1
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f948 	bl	800ab58 <USBD_CtlSendData>
        break;
 800a8c8:	e00c      	b.n	800a8e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	3304      	adds	r3, #4
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 f940 	bl	800ab58 <USBD_CtlSendData>
        break;
 800a8d8:	e004      	b.n	800a8e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a8da:	6839      	ldr	r1, [r7, #0]
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 f8be 	bl	800aa5e <USBD_CtlError>
        break;
 800a8e2:	bf00      	nop
}
 800a8e4:	bf00      	nop
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	3b01      	subs	r3, #1
 800a900:	2b02      	cmp	r3, #2
 800a902:	d81e      	bhi.n	800a942 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	88db      	ldrh	r3, [r3, #6]
 800a908:	2b02      	cmp	r3, #2
 800a90a:	d004      	beq.n	800a916 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f8a5 	bl	800aa5e <USBD_CtlError>
        break;
 800a914:	e01a      	b.n	800a94c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2201      	movs	r2, #1
 800a91a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a922:	2b00      	cmp	r3, #0
 800a924:	d005      	beq.n	800a932 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	68db      	ldr	r3, [r3, #12]
 800a92a:	f043 0202 	orr.w	r2, r3, #2
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	330c      	adds	r3, #12
 800a936:	2202      	movs	r2, #2
 800a938:	4619      	mov	r1, r3
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 f90c 	bl	800ab58 <USBD_CtlSendData>
      break;
 800a940:	e004      	b.n	800a94c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a942:	6839      	ldr	r1, [r7, #0]
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f88a 	bl	800aa5e <USBD_CtlError>
      break;
 800a94a:	bf00      	nop
  }
}
 800a94c:	bf00      	nop
 800a94e:	3708      	adds	r7, #8
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	885b      	ldrh	r3, [r3, #2]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d107      	bne.n	800a976 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2201      	movs	r2, #1
 800a96a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 f932 	bl	800abd8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a974:	e013      	b.n	800a99e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	885b      	ldrh	r3, [r3, #2]
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d10b      	bne.n	800a996 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	889b      	ldrh	r3, [r3, #4]
 800a982:	0a1b      	lsrs	r3, r3, #8
 800a984:	b29b      	uxth	r3, r3
 800a986:	b2da      	uxtb	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 f922 	bl	800abd8 <USBD_CtlSendStatus>
}
 800a994:	e003      	b.n	800a99e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a996:	6839      	ldr	r1, [r7, #0]
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f860 	bl	800aa5e <USBD_CtlError>
}
 800a99e:	bf00      	nop
 800a9a0:	3708      	adds	r7, #8
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b082      	sub	sp, #8
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
 800a9ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	3b01      	subs	r3, #1
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d80b      	bhi.n	800a9d6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	885b      	ldrh	r3, [r3, #2]
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d10c      	bne.n	800a9e0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f902 	bl	800abd8 <USBD_CtlSendStatus>
      }
      break;
 800a9d4:	e004      	b.n	800a9e0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a9d6:	6839      	ldr	r1, [r7, #0]
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 f840 	bl	800aa5e <USBD_CtlError>
      break;
 800a9de:	e000      	b.n	800a9e2 <USBD_ClrFeature+0x3c>
      break;
 800a9e0:	bf00      	nop
  }
}
 800a9e2:	bf00      	nop
 800a9e4:	3708      	adds	r7, #8
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b084      	sub	sp, #16
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
 800a9f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	781a      	ldrb	r2, [r3, #0]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3301      	adds	r3, #1
 800aa04:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	781a      	ldrb	r2, [r3, #0]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	3301      	adds	r3, #1
 800aa12:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aa14:	68f8      	ldr	r0, [r7, #12]
 800aa16:	f7ff fa3d 	bl	8009e94 <SWAPBYTE>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	3301      	adds	r3, #1
 800aa26:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aa2e:	68f8      	ldr	r0, [r7, #12]
 800aa30:	f7ff fa30 	bl	8009e94 <SWAPBYTE>
 800aa34:	4603      	mov	r3, r0
 800aa36:	461a      	mov	r2, r3
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	3301      	adds	r3, #1
 800aa46:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f7ff fa23 	bl	8009e94 <SWAPBYTE>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	461a      	mov	r2, r3
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	80da      	strh	r2, [r3, #6]
}
 800aa56:	bf00      	nop
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b082      	sub	sp, #8
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa68:	2180      	movs	r1, #128	@ 0x80
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fbf8 	bl	800b260 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aa70:	2100      	movs	r1, #0
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 fbf4 	bl	800b260 <USBD_LL_StallEP>
}
 800aa78:	bf00      	nop
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d042      	beq.n	800ab1c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800aa9a:	6938      	ldr	r0, [r7, #16]
 800aa9c:	f000 f842 	bl	800ab24 <USBD_GetLen>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	005b      	lsls	r3, r3, #1
 800aaa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aaaa:	d808      	bhi.n	800aabe <USBD_GetString+0x3e>
 800aaac:	6938      	ldr	r0, [r7, #16]
 800aaae:	f000 f839 	bl	800ab24 <USBD_GetLen>
 800aab2:	4603      	mov	r3, r0
 800aab4:	3301      	adds	r3, #1
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	005b      	lsls	r3, r3, #1
 800aaba:	b29a      	uxth	r2, r3
 800aabc:	e001      	b.n	800aac2 <USBD_GetString+0x42>
 800aabe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aac6:	7dfb      	ldrb	r3, [r7, #23]
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	4413      	add	r3, r2
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	7812      	ldrb	r2, [r2, #0]
 800aad0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aad2:	7dfb      	ldrb	r3, [r7, #23]
 800aad4:	3301      	adds	r3, #1
 800aad6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aad8:	7dfb      	ldrb	r3, [r7, #23]
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	4413      	add	r3, r2
 800aade:	2203      	movs	r2, #3
 800aae0:	701a      	strb	r2, [r3, #0]
  idx++;
 800aae2:	7dfb      	ldrb	r3, [r7, #23]
 800aae4:	3301      	adds	r3, #1
 800aae6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aae8:	e013      	b.n	800ab12 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800aaea:	7dfb      	ldrb	r3, [r7, #23]
 800aaec:	68ba      	ldr	r2, [r7, #8]
 800aaee:	4413      	add	r3, r2
 800aaf0:	693a      	ldr	r2, [r7, #16]
 800aaf2:	7812      	ldrb	r2, [r2, #0]
 800aaf4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	613b      	str	r3, [r7, #16]
    idx++;
 800aafc:	7dfb      	ldrb	r3, [r7, #23]
 800aafe:	3301      	adds	r3, #1
 800ab00:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ab02:	7dfb      	ldrb	r3, [r7, #23]
 800ab04:	68ba      	ldr	r2, [r7, #8]
 800ab06:	4413      	add	r3, r2
 800ab08:	2200      	movs	r2, #0
 800ab0a:	701a      	strb	r2, [r3, #0]
    idx++;
 800ab0c:	7dfb      	ldrb	r3, [r7, #23]
 800ab0e:	3301      	adds	r3, #1
 800ab10:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d1e7      	bne.n	800aaea <USBD_GetString+0x6a>
 800ab1a:	e000      	b.n	800ab1e <USBD_GetString+0x9e>
    return;
 800ab1c:	bf00      	nop
  }
}
 800ab1e:	3718      	adds	r7, #24
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b085      	sub	sp, #20
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ab34:	e005      	b.n	800ab42 <USBD_GetLen+0x1e>
  {
    len++;
 800ab36:	7bfb      	ldrb	r3, [r7, #15]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1f5      	bne.n	800ab36 <USBD_GetLen+0x12>
  }

  return len;
 800ab4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3714      	adds	r7, #20
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	60f8      	str	r0, [r7, #12]
 800ab60:	60b9      	str	r1, [r7, #8]
 800ab62:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2202      	movs	r2, #2
 800ab68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	68ba      	ldr	r2, [r7, #8]
 800ab82:	2100      	movs	r1, #0
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	f000 fbf4 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800ab8a:	2300      	movs	r3, #0
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	68ba      	ldr	r2, [r7, #8]
 800aba4:	2100      	movs	r1, #0
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f000 fbe3 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800abac:	2300      	movs	r3, #0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b084      	sub	sp, #16
 800abba:	af00      	add	r7, sp, #0
 800abbc:	60f8      	str	r0, [r7, #12]
 800abbe:	60b9      	str	r1, [r7, #8]
 800abc0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	2100      	movs	r1, #0
 800abc8:	68f8      	ldr	r0, [r7, #12]
 800abca:	f000 fbf3 	bl	800b3b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3710      	adds	r7, #16
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2204      	movs	r2, #4
 800abe4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800abe8:	2300      	movs	r3, #0
 800abea:	2200      	movs	r2, #0
 800abec:	2100      	movs	r1, #0
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f000 fbbf 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800abf4:	2300      	movs	r3, #0
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}

0800abfe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b082      	sub	sp, #8
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2205      	movs	r2, #5
 800ac0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac0e:	2300      	movs	r3, #0
 800ac10:	2200      	movs	r2, #0
 800ac12:	2100      	movs	r1, #0
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fbcd 	bl	800b3b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac1a:	2300      	movs	r3, #0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ac28:	2200      	movs	r2, #0
 800ac2a:	490e      	ldr	r1, [pc, #56]	@ (800ac64 <MX_USB_DEVICE_Init+0x40>)
 800ac2c:	480e      	ldr	r0, [pc, #56]	@ (800ac68 <MX_USB_DEVICE_Init+0x44>)
 800ac2e:	f7fe fcfb 	bl	8009628 <USBD_Init>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d001      	beq.n	800ac3c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac38:	f7f6 fd5c 	bl	80016f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800ac3c:	490b      	ldr	r1, [pc, #44]	@ (800ac6c <MX_USB_DEVICE_Init+0x48>)
 800ac3e:	480a      	ldr	r0, [pc, #40]	@ (800ac68 <MX_USB_DEVICE_Init+0x44>)
 800ac40:	f7fe fd22 	bl	8009688 <USBD_RegisterClass>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d001      	beq.n	800ac4e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ac4a:	f7f6 fd53 	bl	80016f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac4e:	4806      	ldr	r0, [pc, #24]	@ (800ac68 <MX_USB_DEVICE_Init+0x44>)
 800ac50:	f7fe fd50 	bl	80096f4 <USBD_Start>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d001      	beq.n	800ac5e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800ac5a:	f7f6 fd4b 	bl	80016f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac5e:	bf00      	nop
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	200000d0 	.word	0x200000d0
 800ac68:	20000440 	.word	0x20000440
 800ac6c:	2000000c 	.word	0x2000000c

0800ac70 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	6039      	str	r1, [r7, #0]
 800ac7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2212      	movs	r2, #18
 800ac80:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac82:	4b03      	ldr	r3, [pc, #12]	@ (800ac90 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	370c      	adds	r7, #12
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr
 800ac90:	200000ec 	.word	0x200000ec

0800ac94 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b083      	sub	sp, #12
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	6039      	str	r1, [r7, #0]
 800ac9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	2204      	movs	r2, #4
 800aca4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aca6:	4b03      	ldr	r3, [pc, #12]	@ (800acb4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	20000100 	.word	0x20000100

0800acb8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	4603      	mov	r3, r0
 800acc0:	6039      	str	r1, [r7, #0]
 800acc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800acc4:	79fb      	ldrb	r3, [r7, #7]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d105      	bne.n	800acd6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	4907      	ldr	r1, [pc, #28]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
 800acce:	4808      	ldr	r0, [pc, #32]	@ (800acf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800acd0:	f7ff fed6 	bl	800aa80 <USBD_GetString>
 800acd4:	e004      	b.n	800ace0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	4904      	ldr	r1, [pc, #16]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
 800acda:	4805      	ldr	r0, [pc, #20]	@ (800acf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800acdc:	f7ff fed0 	bl	800aa80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ace0:	4b02      	ldr	r3, [pc, #8]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3708      	adds	r7, #8
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	2000071c 	.word	0x2000071c
 800acf0:	0800fb68 	.word	0x0800fb68

0800acf4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b082      	sub	sp, #8
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	4603      	mov	r3, r0
 800acfc:	6039      	str	r1, [r7, #0]
 800acfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	4904      	ldr	r1, [pc, #16]	@ (800ad14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ad04:	4804      	ldr	r0, [pc, #16]	@ (800ad18 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ad06:	f7ff febb 	bl	800aa80 <USBD_GetString>
  return USBD_StrDesc;
 800ad0a:	4b02      	ldr	r3, [pc, #8]	@ (800ad14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	2000071c 	.word	0x2000071c
 800ad18:	0800fb80 	.word	0x0800fb80

0800ad1c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	6039      	str	r1, [r7, #0]
 800ad26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	221a      	movs	r2, #26
 800ad2c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ad2e:	f000 f843 	bl	800adb8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ad32:	4b02      	ldr	r3, [pc, #8]	@ (800ad3c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3708      	adds	r7, #8
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	20000104 	.word	0x20000104

0800ad40 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	4603      	mov	r3, r0
 800ad48:	6039      	str	r1, [r7, #0]
 800ad4a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ad4c:	79fb      	ldrb	r3, [r7, #7]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d105      	bne.n	800ad5e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad52:	683a      	ldr	r2, [r7, #0]
 800ad54:	4907      	ldr	r1, [pc, #28]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad56:	4808      	ldr	r0, [pc, #32]	@ (800ad78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad58:	f7ff fe92 	bl	800aa80 <USBD_GetString>
 800ad5c:	e004      	b.n	800ad68 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad5e:	683a      	ldr	r2, [r7, #0]
 800ad60:	4904      	ldr	r1, [pc, #16]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad62:	4805      	ldr	r0, [pc, #20]	@ (800ad78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad64:	f7ff fe8c 	bl	800aa80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad68:	4b02      	ldr	r3, [pc, #8]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	2000071c 	.word	0x2000071c
 800ad78:	0800fb94 	.word	0x0800fb94

0800ad7c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	4603      	mov	r3, r0
 800ad84:	6039      	str	r1, [r7, #0]
 800ad86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad88:	79fb      	ldrb	r3, [r7, #7]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d105      	bne.n	800ad9a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	4907      	ldr	r1, [pc, #28]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad92:	4808      	ldr	r0, [pc, #32]	@ (800adb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad94:	f7ff fe74 	bl	800aa80 <USBD_GetString>
 800ad98:	e004      	b.n	800ada4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad9a:	683a      	ldr	r2, [r7, #0]
 800ad9c:	4904      	ldr	r1, [pc, #16]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad9e:	4805      	ldr	r0, [pc, #20]	@ (800adb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ada0:	f7ff fe6e 	bl	800aa80 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ada4:	4b02      	ldr	r3, [pc, #8]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	2000071c 	.word	0x2000071c
 800adb4:	0800fba0 	.word	0x0800fba0

0800adb8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800adbe:	4b0f      	ldr	r3, [pc, #60]	@ (800adfc <Get_SerialNum+0x44>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800adc4:	4b0e      	ldr	r3, [pc, #56]	@ (800ae00 <Get_SerialNum+0x48>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800adca:	4b0e      	ldr	r3, [pc, #56]	@ (800ae04 <Get_SerialNum+0x4c>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800add0:	68fa      	ldr	r2, [r7, #12]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4413      	add	r3, r2
 800add6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d009      	beq.n	800adf2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800adde:	2208      	movs	r2, #8
 800ade0:	4909      	ldr	r1, [pc, #36]	@ (800ae08 <Get_SerialNum+0x50>)
 800ade2:	68f8      	ldr	r0, [r7, #12]
 800ade4:	f000 f814 	bl	800ae10 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ade8:	2204      	movs	r2, #4
 800adea:	4908      	ldr	r1, [pc, #32]	@ (800ae0c <Get_SerialNum+0x54>)
 800adec:	68b8      	ldr	r0, [r7, #8]
 800adee:	f000 f80f 	bl	800ae10 <IntToUnicode>
  }
}
 800adf2:	bf00      	nop
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	1fff7a10 	.word	0x1fff7a10
 800ae00:	1fff7a14 	.word	0x1fff7a14
 800ae04:	1fff7a18 	.word	0x1fff7a18
 800ae08:	20000106 	.word	0x20000106
 800ae0c:	20000116 	.word	0x20000116

0800ae10 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b087      	sub	sp, #28
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ae22:	2300      	movs	r3, #0
 800ae24:	75fb      	strb	r3, [r7, #23]
 800ae26:	e027      	b.n	800ae78 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	0f1b      	lsrs	r3, r3, #28
 800ae2c:	2b09      	cmp	r3, #9
 800ae2e:	d80b      	bhi.n	800ae48 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	0f1b      	lsrs	r3, r3, #28
 800ae34:	b2da      	uxtb	r2, r3
 800ae36:	7dfb      	ldrb	r3, [r7, #23]
 800ae38:	005b      	lsls	r3, r3, #1
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	440b      	add	r3, r1
 800ae40:	3230      	adds	r2, #48	@ 0x30
 800ae42:	b2d2      	uxtb	r2, r2
 800ae44:	701a      	strb	r2, [r3, #0]
 800ae46:	e00a      	b.n	800ae5e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	0f1b      	lsrs	r3, r3, #28
 800ae4c:	b2da      	uxtb	r2, r3
 800ae4e:	7dfb      	ldrb	r3, [r7, #23]
 800ae50:	005b      	lsls	r3, r3, #1
 800ae52:	4619      	mov	r1, r3
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	440b      	add	r3, r1
 800ae58:	3237      	adds	r2, #55	@ 0x37
 800ae5a:	b2d2      	uxtb	r2, r2
 800ae5c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	011b      	lsls	r3, r3, #4
 800ae62:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ae64:	7dfb      	ldrb	r3, [r7, #23]
 800ae66:	005b      	lsls	r3, r3, #1
 800ae68:	3301      	adds	r3, #1
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	4413      	add	r3, r2
 800ae6e:	2200      	movs	r2, #0
 800ae70:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae72:	7dfb      	ldrb	r3, [r7, #23]
 800ae74:	3301      	adds	r3, #1
 800ae76:	75fb      	strb	r3, [r7, #23]
 800ae78:	7dfa      	ldrb	r2, [r7, #23]
 800ae7a:	79fb      	ldrb	r3, [r7, #7]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d3d3      	bcc.n	800ae28 <IntToUnicode+0x18>
  }
}
 800ae80:	bf00      	nop
 800ae82:	bf00      	nop
 800ae84:	371c      	adds	r7, #28
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
	...

0800ae90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08a      	sub	sp, #40	@ 0x28
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae98:	f107 0314 	add.w	r3, r7, #20
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	601a      	str	r2, [r3, #0]
 800aea0:	605a      	str	r2, [r3, #4]
 800aea2:	609a      	str	r2, [r3, #8]
 800aea4:	60da      	str	r2, [r3, #12]
 800aea6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aeb0:	d13a      	bne.n	800af28 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	613b      	str	r3, [r7, #16]
 800aeb6:	4b1e      	ldr	r3, [pc, #120]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aeb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeba:	4a1d      	ldr	r2, [pc, #116]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aebc:	f043 0301 	orr.w	r3, r3, #1
 800aec0:	6313      	str	r3, [r2, #48]	@ 0x30
 800aec2:	4b1b      	ldr	r3, [pc, #108]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	613b      	str	r3, [r7, #16]
 800aecc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aece:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aed4:	2302      	movs	r3, #2
 800aed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aed8:	2300      	movs	r3, #0
 800aeda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aedc:	2303      	movs	r3, #3
 800aede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aee0:	230a      	movs	r3, #10
 800aee2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aee4:	f107 0314 	add.w	r3, r7, #20
 800aee8:	4619      	mov	r1, r3
 800aeea:	4812      	ldr	r0, [pc, #72]	@ (800af34 <HAL_PCD_MspInit+0xa4>)
 800aeec:	f7f7 fe1e 	bl	8002b2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aef0:	4b0f      	ldr	r3, [pc, #60]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aef4:	4a0e      	ldr	r2, [pc, #56]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aefa:	6353      	str	r3, [r2, #52]	@ 0x34
 800aefc:	2300      	movs	r3, #0
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	4b0b      	ldr	r3, [pc, #44]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af04:	4a0a      	ldr	r2, [pc, #40]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800af0a:	6453      	str	r3, [r2, #68]	@ 0x44
 800af0c:	4b08      	ldr	r3, [pc, #32]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af14:	60fb      	str	r3, [r7, #12]
 800af16:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af18:	2200      	movs	r2, #0
 800af1a:	2100      	movs	r1, #0
 800af1c:	2043      	movs	r0, #67	@ 0x43
 800af1e:	f7f7 fa22 	bl	8002366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af22:	2043      	movs	r0, #67	@ 0x43
 800af24:	f7f7 fa3b 	bl	800239e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af28:	bf00      	nop
 800af2a:	3728      	adds	r7, #40	@ 0x28
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	40023800 	.word	0x40023800
 800af34:	40020000 	.word	0x40020000

0800af38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800af4c:	4619      	mov	r1, r3
 800af4e:	4610      	mov	r0, r2
 800af50:	f7fe fc1d 	bl	800978e <USBD_LL_SetupStage>
}
 800af54:	bf00      	nop
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	460b      	mov	r3, r1
 800af66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800af6e:	78fa      	ldrb	r2, [r7, #3]
 800af70:	6879      	ldr	r1, [r7, #4]
 800af72:	4613      	mov	r3, r2
 800af74:	00db      	lsls	r3, r3, #3
 800af76:	4413      	add	r3, r2
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	440b      	add	r3, r1
 800af7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800af80:	681a      	ldr	r2, [r3, #0]
 800af82:	78fb      	ldrb	r3, [r7, #3]
 800af84:	4619      	mov	r1, r3
 800af86:	f7fe fc57 	bl	8009838 <USBD_LL_DataOutStage>
}
 800af8a:	bf00      	nop
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b082      	sub	sp, #8
 800af96:	af00      	add	r7, sp, #0
 800af98:	6078      	str	r0, [r7, #4]
 800af9a:	460b      	mov	r3, r1
 800af9c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800afa4:	78fa      	ldrb	r2, [r7, #3]
 800afa6:	6879      	ldr	r1, [r7, #4]
 800afa8:	4613      	mov	r3, r2
 800afaa:	00db      	lsls	r3, r3, #3
 800afac:	4413      	add	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	440b      	add	r3, r1
 800afb2:	3320      	adds	r3, #32
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	78fb      	ldrb	r3, [r7, #3]
 800afb8:	4619      	mov	r1, r3
 800afba:	f7fe fcf9 	bl	80099b0 <USBD_LL_DataInStage>
}
 800afbe:	bf00      	nop
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b082      	sub	sp, #8
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7fe fe3d 	bl	8009c54 <USBD_LL_SOF>
}
 800afda:	bf00      	nop
 800afdc:	3708      	adds	r7, #8
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b084      	sub	sp, #16
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afea:	2301      	movs	r3, #1
 800afec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	79db      	ldrb	r3, [r3, #7]
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d001      	beq.n	800affa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800aff6:	f7f6 fb7d 	bl	80016f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b000:	7bfa      	ldrb	r2, [r7, #15]
 800b002:	4611      	mov	r1, r2
 800b004:	4618      	mov	r0, r3
 800b006:	f7fe fde1 	bl	8009bcc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b010:	4618      	mov	r0, r3
 800b012:	f7fe fd88 	bl	8009b26 <USBD_LL_Reset>
}
 800b016:	bf00      	nop
 800b018:	3710      	adds	r7, #16
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
	...

0800b020 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fe fddc 	bl	8009bec <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	6812      	ldr	r2, [r2, #0]
 800b042:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b046:	f043 0301 	orr.w	r3, r3, #1
 800b04a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	7adb      	ldrb	r3, [r3, #11]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d005      	beq.n	800b060 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b054:	4b04      	ldr	r3, [pc, #16]	@ (800b068 <HAL_PCD_SuspendCallback+0x48>)
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	4a03      	ldr	r2, [pc, #12]	@ (800b068 <HAL_PCD_SuspendCallback+0x48>)
 800b05a:	f043 0306 	orr.w	r3, r3, #6
 800b05e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	e000ed00 	.word	0xe000ed00

0800b06c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fe fdd2 	bl	8009c24 <USBD_LL_Resume>
}
 800b080:	bf00      	nop
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	460b      	mov	r3, r1
 800b092:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b09a:	78fa      	ldrb	r2, [r7, #3]
 800b09c:	4611      	mov	r1, r2
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f7fe fe2a 	bl	8009cf8 <USBD_LL_IsoOUTIncomplete>
}
 800b0a4:	bf00      	nop
 800b0a6:	3708      	adds	r7, #8
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}

0800b0ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	460b      	mov	r3, r1
 800b0b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0be:	78fa      	ldrb	r2, [r7, #3]
 800b0c0:	4611      	mov	r1, r2
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7fe fde6 	bl	8009c94 <USBD_LL_IsoINIncomplete>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fe fe3c 	bl	8009d5c <USBD_LL_DevConnected>
}
 800b0e4:	bf00      	nop
 800b0e6:	3708      	adds	r7, #8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7fe fe39 	bl	8009d72 <USBD_LL_DevDisconnected>
}
 800b100:	bf00      	nop
 800b102:	3708      	adds	r7, #8
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d13c      	bne.n	800b192 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b118:	4a20      	ldr	r2, [pc, #128]	@ (800b19c <USBD_LL_Init+0x94>)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	4a1e      	ldr	r2, [pc, #120]	@ (800b19c <USBD_LL_Init+0x94>)
 800b124:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b128:	4b1c      	ldr	r3, [pc, #112]	@ (800b19c <USBD_LL_Init+0x94>)
 800b12a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b12e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b130:	4b1a      	ldr	r3, [pc, #104]	@ (800b19c <USBD_LL_Init+0x94>)
 800b132:	2204      	movs	r2, #4
 800b134:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b136:	4b19      	ldr	r3, [pc, #100]	@ (800b19c <USBD_LL_Init+0x94>)
 800b138:	2202      	movs	r2, #2
 800b13a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b13c:	4b17      	ldr	r3, [pc, #92]	@ (800b19c <USBD_LL_Init+0x94>)
 800b13e:	2200      	movs	r2, #0
 800b140:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b142:	4b16      	ldr	r3, [pc, #88]	@ (800b19c <USBD_LL_Init+0x94>)
 800b144:	2202      	movs	r2, #2
 800b146:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b148:	4b14      	ldr	r3, [pc, #80]	@ (800b19c <USBD_LL_Init+0x94>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b14e:	4b13      	ldr	r3, [pc, #76]	@ (800b19c <USBD_LL_Init+0x94>)
 800b150:	2200      	movs	r2, #0
 800b152:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b154:	4b11      	ldr	r3, [pc, #68]	@ (800b19c <USBD_LL_Init+0x94>)
 800b156:	2200      	movs	r2, #0
 800b158:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b15a:	4b10      	ldr	r3, [pc, #64]	@ (800b19c <USBD_LL_Init+0x94>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b160:	4b0e      	ldr	r3, [pc, #56]	@ (800b19c <USBD_LL_Init+0x94>)
 800b162:	2200      	movs	r2, #0
 800b164:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b166:	480d      	ldr	r0, [pc, #52]	@ (800b19c <USBD_LL_Init+0x94>)
 800b168:	f7fa fe37 	bl	8005dda <HAL_PCD_Init>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d001      	beq.n	800b176 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b172:	f7f6 fabf 	bl	80016f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b176:	2180      	movs	r1, #128	@ 0x80
 800b178:	4808      	ldr	r0, [pc, #32]	@ (800b19c <USBD_LL_Init+0x94>)
 800b17a:	f7fc f84c 	bl	8007216 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b17e:	2240      	movs	r2, #64	@ 0x40
 800b180:	2100      	movs	r1, #0
 800b182:	4806      	ldr	r0, [pc, #24]	@ (800b19c <USBD_LL_Init+0x94>)
 800b184:	f7fc f800 	bl	8007188 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b188:	2280      	movs	r2, #128	@ 0x80
 800b18a:	2101      	movs	r1, #1
 800b18c:	4803      	ldr	r0, [pc, #12]	@ (800b19c <USBD_LL_Init+0x94>)
 800b18e:	f7fb fffb 	bl	8007188 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b192:	2300      	movs	r3, #0
}
 800b194:	4618      	mov	r0, r3
 800b196:	3708      	adds	r7, #8
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	2000091c 	.word	0x2000091c

0800b1a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7fa ff1e 	bl	8005ff8 <HAL_PCD_Start>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1c0:	7bfb      	ldrb	r3, [r7, #15]
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f000 f930 	bl	800b428 <USBD_Get_USB_Status>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
 800b1de:	4608      	mov	r0, r1
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	70fb      	strb	r3, [r7, #3]
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	70bb      	strb	r3, [r7, #2]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1fe:	78bb      	ldrb	r3, [r7, #2]
 800b200:	883a      	ldrh	r2, [r7, #0]
 800b202:	78f9      	ldrb	r1, [r7, #3]
 800b204:	f7fb fbf2 	bl	80069ec <HAL_PCD_EP_Open>
 800b208:	4603      	mov	r3, r0
 800b20a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
 800b20e:	4618      	mov	r0, r3
 800b210:	f000 f90a 	bl	800b428 <USBD_Get_USB_Status>
 800b214:	4603      	mov	r3, r0
 800b216:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b218:	7bbb      	ldrb	r3, [r7, #14]
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3710      	adds	r7, #16
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}

0800b222 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b222:	b580      	push	{r7, lr}
 800b224:	b084      	sub	sp, #16
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	460b      	mov	r3, r1
 800b22c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b22e:	2300      	movs	r3, #0
 800b230:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b232:	2300      	movs	r3, #0
 800b234:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b23c:	78fa      	ldrb	r2, [r7, #3]
 800b23e:	4611      	mov	r1, r2
 800b240:	4618      	mov	r0, r3
 800b242:	f7fb fc3d 	bl	8006ac0 <HAL_PCD_EP_Close>
 800b246:	4603      	mov	r3, r0
 800b248:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	4618      	mov	r0, r3
 800b24e:	f000 f8eb 	bl	800b428 <USBD_Get_USB_Status>
 800b252:	4603      	mov	r3, r0
 800b254:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b256:	7bbb      	ldrb	r3, [r7, #14]
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	460b      	mov	r3, r1
 800b26a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b26c:	2300      	movs	r3, #0
 800b26e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b27a:	78fa      	ldrb	r2, [r7, #3]
 800b27c:	4611      	mov	r1, r2
 800b27e:	4618      	mov	r0, r3
 800b280:	f7fb fcdd 	bl	8006c3e <HAL_PCD_EP_SetStall>
 800b284:	4603      	mov	r3, r0
 800b286:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b288:	7bfb      	ldrb	r3, [r7, #15]
 800b28a:	4618      	mov	r0, r3
 800b28c:	f000 f8cc 	bl	800b428 <USBD_Get_USB_Status>
 800b290:	4603      	mov	r3, r0
 800b292:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b294:	7bbb      	ldrb	r3, [r7, #14]
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b084      	sub	sp, #16
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2b8:	78fa      	ldrb	r2, [r7, #3]
 800b2ba:	4611      	mov	r1, r2
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7fb fd21 	bl	8006d04 <HAL_PCD_EP_ClrStall>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2c6:	7bfb      	ldrb	r3, [r7, #15]
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f000 f8ad 	bl	800b428 <USBD_Get_USB_Status>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b2f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	da0b      	bge.n	800b310 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2f8:	78fb      	ldrb	r3, [r7, #3]
 800b2fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2fe:	68f9      	ldr	r1, [r7, #12]
 800b300:	4613      	mov	r3, r2
 800b302:	00db      	lsls	r3, r3, #3
 800b304:	4413      	add	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	440b      	add	r3, r1
 800b30a:	3316      	adds	r3, #22
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	e00b      	b.n	800b328 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b310:	78fb      	ldrb	r3, [r7, #3]
 800b312:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b316:	68f9      	ldr	r1, [r7, #12]
 800b318:	4613      	mov	r3, r2
 800b31a:	00db      	lsls	r3, r3, #3
 800b31c:	4413      	add	r3, r2
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	440b      	add	r3, r1
 800b322:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b326:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr

0800b334 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b340:	2300      	movs	r3, #0
 800b342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b344:	2300      	movs	r3, #0
 800b346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b34e:	78fa      	ldrb	r2, [r7, #3]
 800b350:	4611      	mov	r1, r2
 800b352:	4618      	mov	r0, r3
 800b354:	f7fb fb26 	bl	80069a4 <HAL_PCD_SetAddress>
 800b358:	4603      	mov	r3, r0
 800b35a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b35c:	7bfb      	ldrb	r3, [r7, #15]
 800b35e:	4618      	mov	r0, r3
 800b360:	f000 f862 	bl	800b428 <USBD_Get_USB_Status>
 800b364:	4603      	mov	r3, r0
 800b366:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b368:	7bbb      	ldrb	r3, [r7, #14]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b086      	sub	sp, #24
 800b376:	af00      	add	r7, sp, #0
 800b378:	60f8      	str	r0, [r7, #12]
 800b37a:	607a      	str	r2, [r7, #4]
 800b37c:	603b      	str	r3, [r7, #0]
 800b37e:	460b      	mov	r3, r1
 800b380:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b382:	2300      	movs	r3, #0
 800b384:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b386:	2300      	movs	r3, #0
 800b388:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b390:	7af9      	ldrb	r1, [r7, #11]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	f7fb fc18 	bl	8006bca <HAL_PCD_EP_Transmit>
 800b39a:	4603      	mov	r3, r0
 800b39c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b39e:	7dfb      	ldrb	r3, [r7, #23]
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f000 f841 	bl	800b428 <USBD_Get_USB_Status>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3aa:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3718      	adds	r7, #24
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b086      	sub	sp, #24
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	607a      	str	r2, [r7, #4]
 800b3be:	603b      	str	r3, [r7, #0]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b3d2:	7af9      	ldrb	r1, [r7, #11]
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	687a      	ldr	r2, [r7, #4]
 800b3d8:	f7fb fbbc 	bl	8006b54 <HAL_PCD_EP_Receive>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 f820 	bl	800b428 <USBD_Get_USB_Status>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3ec:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3718      	adds	r7, #24
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
	...

0800b3f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b083      	sub	sp, #12
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b400:	4b03      	ldr	r3, [pc, #12]	@ (800b410 <USBD_static_malloc+0x18>)
}
 800b402:	4618      	mov	r0, r3
 800b404:	370c      	adds	r7, #12
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	20000e00 	.word	0x20000e00

0800b414 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]

}
 800b41c:	bf00      	nop
 800b41e:	370c      	adds	r7, #12
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr

0800b428 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	4603      	mov	r3, r0
 800b430:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b436:	79fb      	ldrb	r3, [r7, #7]
 800b438:	2b03      	cmp	r3, #3
 800b43a:	d817      	bhi.n	800b46c <USBD_Get_USB_Status+0x44>
 800b43c:	a201      	add	r2, pc, #4	@ (adr r2, 800b444 <USBD_Get_USB_Status+0x1c>)
 800b43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b442:	bf00      	nop
 800b444:	0800b455 	.word	0x0800b455
 800b448:	0800b45b 	.word	0x0800b45b
 800b44c:	0800b461 	.word	0x0800b461
 800b450:	0800b467 	.word	0x0800b467
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b454:	2300      	movs	r3, #0
 800b456:	73fb      	strb	r3, [r7, #15]
    break;
 800b458:	e00b      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b45a:	2303      	movs	r3, #3
 800b45c:	73fb      	strb	r3, [r7, #15]
    break;
 800b45e:	e008      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b460:	2301      	movs	r3, #1
 800b462:	73fb      	strb	r3, [r7, #15]
    break;
 800b464:	e005      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b466:	2303      	movs	r3, #3
 800b468:	73fb      	strb	r3, [r7, #15]
    break;
 800b46a:	e002      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b46c:	2303      	movs	r3, #3
 800b46e:	73fb      	strb	r3, [r7, #15]
    break;
 800b470:	bf00      	nop
  }
  return usb_status;
 800b472:	7bfb      	ldrb	r3, [r7, #15]
}
 800b474:	4618      	mov	r0, r3
 800b476:	3714      	adds	r7, #20
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <__cvt>:
 800b480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b484:	ec57 6b10 	vmov	r6, r7, d0
 800b488:	2f00      	cmp	r7, #0
 800b48a:	460c      	mov	r4, r1
 800b48c:	4619      	mov	r1, r3
 800b48e:	463b      	mov	r3, r7
 800b490:	bfbb      	ittet	lt
 800b492:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b496:	461f      	movlt	r7, r3
 800b498:	2300      	movge	r3, #0
 800b49a:	232d      	movlt	r3, #45	@ 0x2d
 800b49c:	700b      	strb	r3, [r1, #0]
 800b49e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b4a4:	4691      	mov	r9, r2
 800b4a6:	f023 0820 	bic.w	r8, r3, #32
 800b4aa:	bfbc      	itt	lt
 800b4ac:	4632      	movlt	r2, r6
 800b4ae:	4616      	movlt	r6, r2
 800b4b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b4b4:	d005      	beq.n	800b4c2 <__cvt+0x42>
 800b4b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b4ba:	d100      	bne.n	800b4be <__cvt+0x3e>
 800b4bc:	3401      	adds	r4, #1
 800b4be:	2102      	movs	r1, #2
 800b4c0:	e000      	b.n	800b4c4 <__cvt+0x44>
 800b4c2:	2103      	movs	r1, #3
 800b4c4:	ab03      	add	r3, sp, #12
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	ab02      	add	r3, sp, #8
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	ec47 6b10 	vmov	d0, r6, r7
 800b4d0:	4653      	mov	r3, sl
 800b4d2:	4622      	mov	r2, r4
 800b4d4:	f001 f870 	bl	800c5b8 <_dtoa_r>
 800b4d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b4dc:	4605      	mov	r5, r0
 800b4de:	d119      	bne.n	800b514 <__cvt+0x94>
 800b4e0:	f019 0f01 	tst.w	r9, #1
 800b4e4:	d00e      	beq.n	800b504 <__cvt+0x84>
 800b4e6:	eb00 0904 	add.w	r9, r0, r4
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	4639      	mov	r1, r7
 800b4f2:	f7f5 faf1 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4f6:	b108      	cbz	r0, 800b4fc <__cvt+0x7c>
 800b4f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b4fc:	2230      	movs	r2, #48	@ 0x30
 800b4fe:	9b03      	ldr	r3, [sp, #12]
 800b500:	454b      	cmp	r3, r9
 800b502:	d31e      	bcc.n	800b542 <__cvt+0xc2>
 800b504:	9b03      	ldr	r3, [sp, #12]
 800b506:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b508:	1b5b      	subs	r3, r3, r5
 800b50a:	4628      	mov	r0, r5
 800b50c:	6013      	str	r3, [r2, #0]
 800b50e:	b004      	add	sp, #16
 800b510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b514:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b518:	eb00 0904 	add.w	r9, r0, r4
 800b51c:	d1e5      	bne.n	800b4ea <__cvt+0x6a>
 800b51e:	7803      	ldrb	r3, [r0, #0]
 800b520:	2b30      	cmp	r3, #48	@ 0x30
 800b522:	d10a      	bne.n	800b53a <__cvt+0xba>
 800b524:	2200      	movs	r2, #0
 800b526:	2300      	movs	r3, #0
 800b528:	4630      	mov	r0, r6
 800b52a:	4639      	mov	r1, r7
 800b52c:	f7f5 fad4 	bl	8000ad8 <__aeabi_dcmpeq>
 800b530:	b918      	cbnz	r0, 800b53a <__cvt+0xba>
 800b532:	f1c4 0401 	rsb	r4, r4, #1
 800b536:	f8ca 4000 	str.w	r4, [sl]
 800b53a:	f8da 3000 	ldr.w	r3, [sl]
 800b53e:	4499      	add	r9, r3
 800b540:	e7d3      	b.n	800b4ea <__cvt+0x6a>
 800b542:	1c59      	adds	r1, r3, #1
 800b544:	9103      	str	r1, [sp, #12]
 800b546:	701a      	strb	r2, [r3, #0]
 800b548:	e7d9      	b.n	800b4fe <__cvt+0x7e>

0800b54a <__exponent>:
 800b54a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b54c:	2900      	cmp	r1, #0
 800b54e:	bfba      	itte	lt
 800b550:	4249      	neglt	r1, r1
 800b552:	232d      	movlt	r3, #45	@ 0x2d
 800b554:	232b      	movge	r3, #43	@ 0x2b
 800b556:	2909      	cmp	r1, #9
 800b558:	7002      	strb	r2, [r0, #0]
 800b55a:	7043      	strb	r3, [r0, #1]
 800b55c:	dd29      	ble.n	800b5b2 <__exponent+0x68>
 800b55e:	f10d 0307 	add.w	r3, sp, #7
 800b562:	461d      	mov	r5, r3
 800b564:	270a      	movs	r7, #10
 800b566:	461a      	mov	r2, r3
 800b568:	fbb1 f6f7 	udiv	r6, r1, r7
 800b56c:	fb07 1416 	mls	r4, r7, r6, r1
 800b570:	3430      	adds	r4, #48	@ 0x30
 800b572:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b576:	460c      	mov	r4, r1
 800b578:	2c63      	cmp	r4, #99	@ 0x63
 800b57a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b57e:	4631      	mov	r1, r6
 800b580:	dcf1      	bgt.n	800b566 <__exponent+0x1c>
 800b582:	3130      	adds	r1, #48	@ 0x30
 800b584:	1e94      	subs	r4, r2, #2
 800b586:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b58a:	1c41      	adds	r1, r0, #1
 800b58c:	4623      	mov	r3, r4
 800b58e:	42ab      	cmp	r3, r5
 800b590:	d30a      	bcc.n	800b5a8 <__exponent+0x5e>
 800b592:	f10d 0309 	add.w	r3, sp, #9
 800b596:	1a9b      	subs	r3, r3, r2
 800b598:	42ac      	cmp	r4, r5
 800b59a:	bf88      	it	hi
 800b59c:	2300      	movhi	r3, #0
 800b59e:	3302      	adds	r3, #2
 800b5a0:	4403      	add	r3, r0
 800b5a2:	1a18      	subs	r0, r3, r0
 800b5a4:	b003      	add	sp, #12
 800b5a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b5ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b5b0:	e7ed      	b.n	800b58e <__exponent+0x44>
 800b5b2:	2330      	movs	r3, #48	@ 0x30
 800b5b4:	3130      	adds	r1, #48	@ 0x30
 800b5b6:	7083      	strb	r3, [r0, #2]
 800b5b8:	70c1      	strb	r1, [r0, #3]
 800b5ba:	1d03      	adds	r3, r0, #4
 800b5bc:	e7f1      	b.n	800b5a2 <__exponent+0x58>
	...

0800b5c0 <_printf_float>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	b08d      	sub	sp, #52	@ 0x34
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b5cc:	4616      	mov	r6, r2
 800b5ce:	461f      	mov	r7, r3
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	f000 fee9 	bl	800c3a8 <_localeconv_r>
 800b5d6:	6803      	ldr	r3, [r0, #0]
 800b5d8:	9304      	str	r3, [sp, #16]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7f4 fe50 	bl	8000280 <strlen>
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5e4:	f8d8 3000 	ldr.w	r3, [r8]
 800b5e8:	9005      	str	r0, [sp, #20]
 800b5ea:	3307      	adds	r3, #7
 800b5ec:	f023 0307 	bic.w	r3, r3, #7
 800b5f0:	f103 0208 	add.w	r2, r3, #8
 800b5f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b5f8:	f8d4 b000 	ldr.w	fp, [r4]
 800b5fc:	f8c8 2000 	str.w	r2, [r8]
 800b600:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b604:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b608:	9307      	str	r3, [sp, #28]
 800b60a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b60e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b616:	4b9c      	ldr	r3, [pc, #624]	@ (800b888 <_printf_float+0x2c8>)
 800b618:	f04f 32ff 	mov.w	r2, #4294967295
 800b61c:	f7f5 fa8e 	bl	8000b3c <__aeabi_dcmpun>
 800b620:	bb70      	cbnz	r0, 800b680 <_printf_float+0xc0>
 800b622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b626:	4b98      	ldr	r3, [pc, #608]	@ (800b888 <_printf_float+0x2c8>)
 800b628:	f04f 32ff 	mov.w	r2, #4294967295
 800b62c:	f7f5 fa68 	bl	8000b00 <__aeabi_dcmple>
 800b630:	bb30      	cbnz	r0, 800b680 <_printf_float+0xc0>
 800b632:	2200      	movs	r2, #0
 800b634:	2300      	movs	r3, #0
 800b636:	4640      	mov	r0, r8
 800b638:	4649      	mov	r1, r9
 800b63a:	f7f5 fa57 	bl	8000aec <__aeabi_dcmplt>
 800b63e:	b110      	cbz	r0, 800b646 <_printf_float+0x86>
 800b640:	232d      	movs	r3, #45	@ 0x2d
 800b642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b646:	4a91      	ldr	r2, [pc, #580]	@ (800b88c <_printf_float+0x2cc>)
 800b648:	4b91      	ldr	r3, [pc, #580]	@ (800b890 <_printf_float+0x2d0>)
 800b64a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b64e:	bf8c      	ite	hi
 800b650:	4690      	movhi	r8, r2
 800b652:	4698      	movls	r8, r3
 800b654:	2303      	movs	r3, #3
 800b656:	6123      	str	r3, [r4, #16]
 800b658:	f02b 0304 	bic.w	r3, fp, #4
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	f04f 0900 	mov.w	r9, #0
 800b662:	9700      	str	r7, [sp, #0]
 800b664:	4633      	mov	r3, r6
 800b666:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b668:	4621      	mov	r1, r4
 800b66a:	4628      	mov	r0, r5
 800b66c:	f000 f9d2 	bl	800ba14 <_printf_common>
 800b670:	3001      	adds	r0, #1
 800b672:	f040 808d 	bne.w	800b790 <_printf_float+0x1d0>
 800b676:	f04f 30ff 	mov.w	r0, #4294967295
 800b67a:	b00d      	add	sp, #52	@ 0x34
 800b67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b680:	4642      	mov	r2, r8
 800b682:	464b      	mov	r3, r9
 800b684:	4640      	mov	r0, r8
 800b686:	4649      	mov	r1, r9
 800b688:	f7f5 fa58 	bl	8000b3c <__aeabi_dcmpun>
 800b68c:	b140      	cbz	r0, 800b6a0 <_printf_float+0xe0>
 800b68e:	464b      	mov	r3, r9
 800b690:	2b00      	cmp	r3, #0
 800b692:	bfbc      	itt	lt
 800b694:	232d      	movlt	r3, #45	@ 0x2d
 800b696:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b69a:	4a7e      	ldr	r2, [pc, #504]	@ (800b894 <_printf_float+0x2d4>)
 800b69c:	4b7e      	ldr	r3, [pc, #504]	@ (800b898 <_printf_float+0x2d8>)
 800b69e:	e7d4      	b.n	800b64a <_printf_float+0x8a>
 800b6a0:	6863      	ldr	r3, [r4, #4]
 800b6a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b6a6:	9206      	str	r2, [sp, #24]
 800b6a8:	1c5a      	adds	r2, r3, #1
 800b6aa:	d13b      	bne.n	800b724 <_printf_float+0x164>
 800b6ac:	2306      	movs	r3, #6
 800b6ae:	6063      	str	r3, [r4, #4]
 800b6b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	6022      	str	r2, [r4, #0]
 800b6b8:	9303      	str	r3, [sp, #12]
 800b6ba:	ab0a      	add	r3, sp, #40	@ 0x28
 800b6bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b6c0:	ab09      	add	r3, sp, #36	@ 0x24
 800b6c2:	9300      	str	r3, [sp, #0]
 800b6c4:	6861      	ldr	r1, [r4, #4]
 800b6c6:	ec49 8b10 	vmov	d0, r8, r9
 800b6ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	f7ff fed6 	bl	800b480 <__cvt>
 800b6d4:	9b06      	ldr	r3, [sp, #24]
 800b6d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6d8:	2b47      	cmp	r3, #71	@ 0x47
 800b6da:	4680      	mov	r8, r0
 800b6dc:	d129      	bne.n	800b732 <_printf_float+0x172>
 800b6de:	1cc8      	adds	r0, r1, #3
 800b6e0:	db02      	blt.n	800b6e8 <_printf_float+0x128>
 800b6e2:	6863      	ldr	r3, [r4, #4]
 800b6e4:	4299      	cmp	r1, r3
 800b6e6:	dd41      	ble.n	800b76c <_printf_float+0x1ac>
 800b6e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b6ec:	fa5f fa8a 	uxtb.w	sl, sl
 800b6f0:	3901      	subs	r1, #1
 800b6f2:	4652      	mov	r2, sl
 800b6f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b6f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b6fa:	f7ff ff26 	bl	800b54a <__exponent>
 800b6fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b700:	1813      	adds	r3, r2, r0
 800b702:	2a01      	cmp	r2, #1
 800b704:	4681      	mov	r9, r0
 800b706:	6123      	str	r3, [r4, #16]
 800b708:	dc02      	bgt.n	800b710 <_printf_float+0x150>
 800b70a:	6822      	ldr	r2, [r4, #0]
 800b70c:	07d2      	lsls	r2, r2, #31
 800b70e:	d501      	bpl.n	800b714 <_printf_float+0x154>
 800b710:	3301      	adds	r3, #1
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d0a2      	beq.n	800b662 <_printf_float+0xa2>
 800b71c:	232d      	movs	r3, #45	@ 0x2d
 800b71e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b722:	e79e      	b.n	800b662 <_printf_float+0xa2>
 800b724:	9a06      	ldr	r2, [sp, #24]
 800b726:	2a47      	cmp	r2, #71	@ 0x47
 800b728:	d1c2      	bne.n	800b6b0 <_printf_float+0xf0>
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d1c0      	bne.n	800b6b0 <_printf_float+0xf0>
 800b72e:	2301      	movs	r3, #1
 800b730:	e7bd      	b.n	800b6ae <_printf_float+0xee>
 800b732:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b736:	d9db      	bls.n	800b6f0 <_printf_float+0x130>
 800b738:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b73c:	d118      	bne.n	800b770 <_printf_float+0x1b0>
 800b73e:	2900      	cmp	r1, #0
 800b740:	6863      	ldr	r3, [r4, #4]
 800b742:	dd0b      	ble.n	800b75c <_printf_float+0x19c>
 800b744:	6121      	str	r1, [r4, #16]
 800b746:	b913      	cbnz	r3, 800b74e <_printf_float+0x18e>
 800b748:	6822      	ldr	r2, [r4, #0]
 800b74a:	07d0      	lsls	r0, r2, #31
 800b74c:	d502      	bpl.n	800b754 <_printf_float+0x194>
 800b74e:	3301      	adds	r3, #1
 800b750:	440b      	add	r3, r1
 800b752:	6123      	str	r3, [r4, #16]
 800b754:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b756:	f04f 0900 	mov.w	r9, #0
 800b75a:	e7db      	b.n	800b714 <_printf_float+0x154>
 800b75c:	b913      	cbnz	r3, 800b764 <_printf_float+0x1a4>
 800b75e:	6822      	ldr	r2, [r4, #0]
 800b760:	07d2      	lsls	r2, r2, #31
 800b762:	d501      	bpl.n	800b768 <_printf_float+0x1a8>
 800b764:	3302      	adds	r3, #2
 800b766:	e7f4      	b.n	800b752 <_printf_float+0x192>
 800b768:	2301      	movs	r3, #1
 800b76a:	e7f2      	b.n	800b752 <_printf_float+0x192>
 800b76c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b772:	4299      	cmp	r1, r3
 800b774:	db05      	blt.n	800b782 <_printf_float+0x1c2>
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	6121      	str	r1, [r4, #16]
 800b77a:	07d8      	lsls	r0, r3, #31
 800b77c:	d5ea      	bpl.n	800b754 <_printf_float+0x194>
 800b77e:	1c4b      	adds	r3, r1, #1
 800b780:	e7e7      	b.n	800b752 <_printf_float+0x192>
 800b782:	2900      	cmp	r1, #0
 800b784:	bfd4      	ite	le
 800b786:	f1c1 0202 	rsble	r2, r1, #2
 800b78a:	2201      	movgt	r2, #1
 800b78c:	4413      	add	r3, r2
 800b78e:	e7e0      	b.n	800b752 <_printf_float+0x192>
 800b790:	6823      	ldr	r3, [r4, #0]
 800b792:	055a      	lsls	r2, r3, #21
 800b794:	d407      	bmi.n	800b7a6 <_printf_float+0x1e6>
 800b796:	6923      	ldr	r3, [r4, #16]
 800b798:	4642      	mov	r2, r8
 800b79a:	4631      	mov	r1, r6
 800b79c:	4628      	mov	r0, r5
 800b79e:	47b8      	blx	r7
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	d12b      	bne.n	800b7fc <_printf_float+0x23c>
 800b7a4:	e767      	b.n	800b676 <_printf_float+0xb6>
 800b7a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b7aa:	f240 80dd 	bls.w	800b968 <_printf_float+0x3a8>
 800b7ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f7f5 f98f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d033      	beq.n	800b826 <_printf_float+0x266>
 800b7be:	4a37      	ldr	r2, [pc, #220]	@ (800b89c <_printf_float+0x2dc>)
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	47b8      	blx	r7
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	f43f af54 	beq.w	800b676 <_printf_float+0xb6>
 800b7ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b7d2:	4543      	cmp	r3, r8
 800b7d4:	db02      	blt.n	800b7dc <_printf_float+0x21c>
 800b7d6:	6823      	ldr	r3, [r4, #0]
 800b7d8:	07d8      	lsls	r0, r3, #31
 800b7da:	d50f      	bpl.n	800b7fc <_printf_float+0x23c>
 800b7dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7e0:	4631      	mov	r1, r6
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	47b8      	blx	r7
 800b7e6:	3001      	adds	r0, #1
 800b7e8:	f43f af45 	beq.w	800b676 <_printf_float+0xb6>
 800b7ec:	f04f 0900 	mov.w	r9, #0
 800b7f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b7f4:	f104 0a1a 	add.w	sl, r4, #26
 800b7f8:	45c8      	cmp	r8, r9
 800b7fa:	dc09      	bgt.n	800b810 <_printf_float+0x250>
 800b7fc:	6823      	ldr	r3, [r4, #0]
 800b7fe:	079b      	lsls	r3, r3, #30
 800b800:	f100 8103 	bmi.w	800ba0a <_printf_float+0x44a>
 800b804:	68e0      	ldr	r0, [r4, #12]
 800b806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b808:	4298      	cmp	r0, r3
 800b80a:	bfb8      	it	lt
 800b80c:	4618      	movlt	r0, r3
 800b80e:	e734      	b.n	800b67a <_printf_float+0xba>
 800b810:	2301      	movs	r3, #1
 800b812:	4652      	mov	r2, sl
 800b814:	4631      	mov	r1, r6
 800b816:	4628      	mov	r0, r5
 800b818:	47b8      	blx	r7
 800b81a:	3001      	adds	r0, #1
 800b81c:	f43f af2b 	beq.w	800b676 <_printf_float+0xb6>
 800b820:	f109 0901 	add.w	r9, r9, #1
 800b824:	e7e8      	b.n	800b7f8 <_printf_float+0x238>
 800b826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b828:	2b00      	cmp	r3, #0
 800b82a:	dc39      	bgt.n	800b8a0 <_printf_float+0x2e0>
 800b82c:	4a1b      	ldr	r2, [pc, #108]	@ (800b89c <_printf_float+0x2dc>)
 800b82e:	2301      	movs	r3, #1
 800b830:	4631      	mov	r1, r6
 800b832:	4628      	mov	r0, r5
 800b834:	47b8      	blx	r7
 800b836:	3001      	adds	r0, #1
 800b838:	f43f af1d 	beq.w	800b676 <_printf_float+0xb6>
 800b83c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b840:	ea59 0303 	orrs.w	r3, r9, r3
 800b844:	d102      	bne.n	800b84c <_printf_float+0x28c>
 800b846:	6823      	ldr	r3, [r4, #0]
 800b848:	07d9      	lsls	r1, r3, #31
 800b84a:	d5d7      	bpl.n	800b7fc <_printf_float+0x23c>
 800b84c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b850:	4631      	mov	r1, r6
 800b852:	4628      	mov	r0, r5
 800b854:	47b8      	blx	r7
 800b856:	3001      	adds	r0, #1
 800b858:	f43f af0d 	beq.w	800b676 <_printf_float+0xb6>
 800b85c:	f04f 0a00 	mov.w	sl, #0
 800b860:	f104 0b1a 	add.w	fp, r4, #26
 800b864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b866:	425b      	negs	r3, r3
 800b868:	4553      	cmp	r3, sl
 800b86a:	dc01      	bgt.n	800b870 <_printf_float+0x2b0>
 800b86c:	464b      	mov	r3, r9
 800b86e:	e793      	b.n	800b798 <_printf_float+0x1d8>
 800b870:	2301      	movs	r3, #1
 800b872:	465a      	mov	r2, fp
 800b874:	4631      	mov	r1, r6
 800b876:	4628      	mov	r0, r5
 800b878:	47b8      	blx	r7
 800b87a:	3001      	adds	r0, #1
 800b87c:	f43f aefb 	beq.w	800b676 <_printf_float+0xb6>
 800b880:	f10a 0a01 	add.w	sl, sl, #1
 800b884:	e7ee      	b.n	800b864 <_printf_float+0x2a4>
 800b886:	bf00      	nop
 800b888:	7fefffff 	.word	0x7fefffff
 800b88c:	0800fbd4 	.word	0x0800fbd4
 800b890:	0800fbd0 	.word	0x0800fbd0
 800b894:	0800fbdc 	.word	0x0800fbdc
 800b898:	0800fbd8 	.word	0x0800fbd8
 800b89c:	0800fbe0 	.word	0x0800fbe0
 800b8a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b8a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b8a6:	4553      	cmp	r3, sl
 800b8a8:	bfa8      	it	ge
 800b8aa:	4653      	movge	r3, sl
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	4699      	mov	r9, r3
 800b8b0:	dc36      	bgt.n	800b920 <_printf_float+0x360>
 800b8b2:	f04f 0b00 	mov.w	fp, #0
 800b8b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b8ba:	f104 021a 	add.w	r2, r4, #26
 800b8be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b8c0:	9306      	str	r3, [sp, #24]
 800b8c2:	eba3 0309 	sub.w	r3, r3, r9
 800b8c6:	455b      	cmp	r3, fp
 800b8c8:	dc31      	bgt.n	800b92e <_printf_float+0x36e>
 800b8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8cc:	459a      	cmp	sl, r3
 800b8ce:	dc3a      	bgt.n	800b946 <_printf_float+0x386>
 800b8d0:	6823      	ldr	r3, [r4, #0]
 800b8d2:	07da      	lsls	r2, r3, #31
 800b8d4:	d437      	bmi.n	800b946 <_printf_float+0x386>
 800b8d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d8:	ebaa 0903 	sub.w	r9, sl, r3
 800b8dc:	9b06      	ldr	r3, [sp, #24]
 800b8de:	ebaa 0303 	sub.w	r3, sl, r3
 800b8e2:	4599      	cmp	r9, r3
 800b8e4:	bfa8      	it	ge
 800b8e6:	4699      	movge	r9, r3
 800b8e8:	f1b9 0f00 	cmp.w	r9, #0
 800b8ec:	dc33      	bgt.n	800b956 <_printf_float+0x396>
 800b8ee:	f04f 0800 	mov.w	r8, #0
 800b8f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b8f6:	f104 0b1a 	add.w	fp, r4, #26
 800b8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8fc:	ebaa 0303 	sub.w	r3, sl, r3
 800b900:	eba3 0309 	sub.w	r3, r3, r9
 800b904:	4543      	cmp	r3, r8
 800b906:	f77f af79 	ble.w	800b7fc <_printf_float+0x23c>
 800b90a:	2301      	movs	r3, #1
 800b90c:	465a      	mov	r2, fp
 800b90e:	4631      	mov	r1, r6
 800b910:	4628      	mov	r0, r5
 800b912:	47b8      	blx	r7
 800b914:	3001      	adds	r0, #1
 800b916:	f43f aeae 	beq.w	800b676 <_printf_float+0xb6>
 800b91a:	f108 0801 	add.w	r8, r8, #1
 800b91e:	e7ec      	b.n	800b8fa <_printf_float+0x33a>
 800b920:	4642      	mov	r2, r8
 800b922:	4631      	mov	r1, r6
 800b924:	4628      	mov	r0, r5
 800b926:	47b8      	blx	r7
 800b928:	3001      	adds	r0, #1
 800b92a:	d1c2      	bne.n	800b8b2 <_printf_float+0x2f2>
 800b92c:	e6a3      	b.n	800b676 <_printf_float+0xb6>
 800b92e:	2301      	movs	r3, #1
 800b930:	4631      	mov	r1, r6
 800b932:	4628      	mov	r0, r5
 800b934:	9206      	str	r2, [sp, #24]
 800b936:	47b8      	blx	r7
 800b938:	3001      	adds	r0, #1
 800b93a:	f43f ae9c 	beq.w	800b676 <_printf_float+0xb6>
 800b93e:	9a06      	ldr	r2, [sp, #24]
 800b940:	f10b 0b01 	add.w	fp, fp, #1
 800b944:	e7bb      	b.n	800b8be <_printf_float+0x2fe>
 800b946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b94a:	4631      	mov	r1, r6
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b8      	blx	r7
 800b950:	3001      	adds	r0, #1
 800b952:	d1c0      	bne.n	800b8d6 <_printf_float+0x316>
 800b954:	e68f      	b.n	800b676 <_printf_float+0xb6>
 800b956:	9a06      	ldr	r2, [sp, #24]
 800b958:	464b      	mov	r3, r9
 800b95a:	4442      	add	r2, r8
 800b95c:	4631      	mov	r1, r6
 800b95e:	4628      	mov	r0, r5
 800b960:	47b8      	blx	r7
 800b962:	3001      	adds	r0, #1
 800b964:	d1c3      	bne.n	800b8ee <_printf_float+0x32e>
 800b966:	e686      	b.n	800b676 <_printf_float+0xb6>
 800b968:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b96c:	f1ba 0f01 	cmp.w	sl, #1
 800b970:	dc01      	bgt.n	800b976 <_printf_float+0x3b6>
 800b972:	07db      	lsls	r3, r3, #31
 800b974:	d536      	bpl.n	800b9e4 <_printf_float+0x424>
 800b976:	2301      	movs	r3, #1
 800b978:	4642      	mov	r2, r8
 800b97a:	4631      	mov	r1, r6
 800b97c:	4628      	mov	r0, r5
 800b97e:	47b8      	blx	r7
 800b980:	3001      	adds	r0, #1
 800b982:	f43f ae78 	beq.w	800b676 <_printf_float+0xb6>
 800b986:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b98a:	4631      	mov	r1, r6
 800b98c:	4628      	mov	r0, r5
 800b98e:	47b8      	blx	r7
 800b990:	3001      	adds	r0, #1
 800b992:	f43f ae70 	beq.w	800b676 <_printf_float+0xb6>
 800b996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b9a2:	f7f5 f899 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9a6:	b9c0      	cbnz	r0, 800b9da <_printf_float+0x41a>
 800b9a8:	4653      	mov	r3, sl
 800b9aa:	f108 0201 	add.w	r2, r8, #1
 800b9ae:	4631      	mov	r1, r6
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	47b8      	blx	r7
 800b9b4:	3001      	adds	r0, #1
 800b9b6:	d10c      	bne.n	800b9d2 <_printf_float+0x412>
 800b9b8:	e65d      	b.n	800b676 <_printf_float+0xb6>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	465a      	mov	r2, fp
 800b9be:	4631      	mov	r1, r6
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	47b8      	blx	r7
 800b9c4:	3001      	adds	r0, #1
 800b9c6:	f43f ae56 	beq.w	800b676 <_printf_float+0xb6>
 800b9ca:	f108 0801 	add.w	r8, r8, #1
 800b9ce:	45d0      	cmp	r8, sl
 800b9d0:	dbf3      	blt.n	800b9ba <_printf_float+0x3fa>
 800b9d2:	464b      	mov	r3, r9
 800b9d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b9d8:	e6df      	b.n	800b79a <_printf_float+0x1da>
 800b9da:	f04f 0800 	mov.w	r8, #0
 800b9de:	f104 0b1a 	add.w	fp, r4, #26
 800b9e2:	e7f4      	b.n	800b9ce <_printf_float+0x40e>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	4642      	mov	r2, r8
 800b9e8:	e7e1      	b.n	800b9ae <_printf_float+0x3ee>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	464a      	mov	r2, r9
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	47b8      	blx	r7
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	f43f ae3e 	beq.w	800b676 <_printf_float+0xb6>
 800b9fa:	f108 0801 	add.w	r8, r8, #1
 800b9fe:	68e3      	ldr	r3, [r4, #12]
 800ba00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba02:	1a5b      	subs	r3, r3, r1
 800ba04:	4543      	cmp	r3, r8
 800ba06:	dcf0      	bgt.n	800b9ea <_printf_float+0x42a>
 800ba08:	e6fc      	b.n	800b804 <_printf_float+0x244>
 800ba0a:	f04f 0800 	mov.w	r8, #0
 800ba0e:	f104 0919 	add.w	r9, r4, #25
 800ba12:	e7f4      	b.n	800b9fe <_printf_float+0x43e>

0800ba14 <_printf_common>:
 800ba14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba18:	4616      	mov	r6, r2
 800ba1a:	4698      	mov	r8, r3
 800ba1c:	688a      	ldr	r2, [r1, #8]
 800ba1e:	690b      	ldr	r3, [r1, #16]
 800ba20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba24:	4293      	cmp	r3, r2
 800ba26:	bfb8      	it	lt
 800ba28:	4613      	movlt	r3, r2
 800ba2a:	6033      	str	r3, [r6, #0]
 800ba2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ba30:	4607      	mov	r7, r0
 800ba32:	460c      	mov	r4, r1
 800ba34:	b10a      	cbz	r2, 800ba3a <_printf_common+0x26>
 800ba36:	3301      	adds	r3, #1
 800ba38:	6033      	str	r3, [r6, #0]
 800ba3a:	6823      	ldr	r3, [r4, #0]
 800ba3c:	0699      	lsls	r1, r3, #26
 800ba3e:	bf42      	ittt	mi
 800ba40:	6833      	ldrmi	r3, [r6, #0]
 800ba42:	3302      	addmi	r3, #2
 800ba44:	6033      	strmi	r3, [r6, #0]
 800ba46:	6825      	ldr	r5, [r4, #0]
 800ba48:	f015 0506 	ands.w	r5, r5, #6
 800ba4c:	d106      	bne.n	800ba5c <_printf_common+0x48>
 800ba4e:	f104 0a19 	add.w	sl, r4, #25
 800ba52:	68e3      	ldr	r3, [r4, #12]
 800ba54:	6832      	ldr	r2, [r6, #0]
 800ba56:	1a9b      	subs	r3, r3, r2
 800ba58:	42ab      	cmp	r3, r5
 800ba5a:	dc26      	bgt.n	800baaa <_printf_common+0x96>
 800ba5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ba60:	6822      	ldr	r2, [r4, #0]
 800ba62:	3b00      	subs	r3, #0
 800ba64:	bf18      	it	ne
 800ba66:	2301      	movne	r3, #1
 800ba68:	0692      	lsls	r2, r2, #26
 800ba6a:	d42b      	bmi.n	800bac4 <_printf_common+0xb0>
 800ba6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ba70:	4641      	mov	r1, r8
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c8      	blx	r9
 800ba76:	3001      	adds	r0, #1
 800ba78:	d01e      	beq.n	800bab8 <_printf_common+0xa4>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	6922      	ldr	r2, [r4, #16]
 800ba7e:	f003 0306 	and.w	r3, r3, #6
 800ba82:	2b04      	cmp	r3, #4
 800ba84:	bf02      	ittt	eq
 800ba86:	68e5      	ldreq	r5, [r4, #12]
 800ba88:	6833      	ldreq	r3, [r6, #0]
 800ba8a:	1aed      	subeq	r5, r5, r3
 800ba8c:	68a3      	ldr	r3, [r4, #8]
 800ba8e:	bf0c      	ite	eq
 800ba90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba94:	2500      	movne	r5, #0
 800ba96:	4293      	cmp	r3, r2
 800ba98:	bfc4      	itt	gt
 800ba9a:	1a9b      	subgt	r3, r3, r2
 800ba9c:	18ed      	addgt	r5, r5, r3
 800ba9e:	2600      	movs	r6, #0
 800baa0:	341a      	adds	r4, #26
 800baa2:	42b5      	cmp	r5, r6
 800baa4:	d11a      	bne.n	800badc <_printf_common+0xc8>
 800baa6:	2000      	movs	r0, #0
 800baa8:	e008      	b.n	800babc <_printf_common+0xa8>
 800baaa:	2301      	movs	r3, #1
 800baac:	4652      	mov	r2, sl
 800baae:	4641      	mov	r1, r8
 800bab0:	4638      	mov	r0, r7
 800bab2:	47c8      	blx	r9
 800bab4:	3001      	adds	r0, #1
 800bab6:	d103      	bne.n	800bac0 <_printf_common+0xac>
 800bab8:	f04f 30ff 	mov.w	r0, #4294967295
 800babc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bac0:	3501      	adds	r5, #1
 800bac2:	e7c6      	b.n	800ba52 <_printf_common+0x3e>
 800bac4:	18e1      	adds	r1, r4, r3
 800bac6:	1c5a      	adds	r2, r3, #1
 800bac8:	2030      	movs	r0, #48	@ 0x30
 800baca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bace:	4422      	add	r2, r4
 800bad0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bad4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bad8:	3302      	adds	r3, #2
 800bada:	e7c7      	b.n	800ba6c <_printf_common+0x58>
 800badc:	2301      	movs	r3, #1
 800bade:	4622      	mov	r2, r4
 800bae0:	4641      	mov	r1, r8
 800bae2:	4638      	mov	r0, r7
 800bae4:	47c8      	blx	r9
 800bae6:	3001      	adds	r0, #1
 800bae8:	d0e6      	beq.n	800bab8 <_printf_common+0xa4>
 800baea:	3601      	adds	r6, #1
 800baec:	e7d9      	b.n	800baa2 <_printf_common+0x8e>
	...

0800baf0 <_printf_i>:
 800baf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800baf4:	7e0f      	ldrb	r7, [r1, #24]
 800baf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800baf8:	2f78      	cmp	r7, #120	@ 0x78
 800bafa:	4691      	mov	r9, r2
 800bafc:	4680      	mov	r8, r0
 800bafe:	460c      	mov	r4, r1
 800bb00:	469a      	mov	sl, r3
 800bb02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb06:	d807      	bhi.n	800bb18 <_printf_i+0x28>
 800bb08:	2f62      	cmp	r7, #98	@ 0x62
 800bb0a:	d80a      	bhi.n	800bb22 <_printf_i+0x32>
 800bb0c:	2f00      	cmp	r7, #0
 800bb0e:	f000 80d1 	beq.w	800bcb4 <_printf_i+0x1c4>
 800bb12:	2f58      	cmp	r7, #88	@ 0x58
 800bb14:	f000 80b8 	beq.w	800bc88 <_printf_i+0x198>
 800bb18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bb20:	e03a      	b.n	800bb98 <_printf_i+0xa8>
 800bb22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bb26:	2b15      	cmp	r3, #21
 800bb28:	d8f6      	bhi.n	800bb18 <_printf_i+0x28>
 800bb2a:	a101      	add	r1, pc, #4	@ (adr r1, 800bb30 <_printf_i+0x40>)
 800bb2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb30:	0800bb89 	.word	0x0800bb89
 800bb34:	0800bb9d 	.word	0x0800bb9d
 800bb38:	0800bb19 	.word	0x0800bb19
 800bb3c:	0800bb19 	.word	0x0800bb19
 800bb40:	0800bb19 	.word	0x0800bb19
 800bb44:	0800bb19 	.word	0x0800bb19
 800bb48:	0800bb9d 	.word	0x0800bb9d
 800bb4c:	0800bb19 	.word	0x0800bb19
 800bb50:	0800bb19 	.word	0x0800bb19
 800bb54:	0800bb19 	.word	0x0800bb19
 800bb58:	0800bb19 	.word	0x0800bb19
 800bb5c:	0800bc9b 	.word	0x0800bc9b
 800bb60:	0800bbc7 	.word	0x0800bbc7
 800bb64:	0800bc55 	.word	0x0800bc55
 800bb68:	0800bb19 	.word	0x0800bb19
 800bb6c:	0800bb19 	.word	0x0800bb19
 800bb70:	0800bcbd 	.word	0x0800bcbd
 800bb74:	0800bb19 	.word	0x0800bb19
 800bb78:	0800bbc7 	.word	0x0800bbc7
 800bb7c:	0800bb19 	.word	0x0800bb19
 800bb80:	0800bb19 	.word	0x0800bb19
 800bb84:	0800bc5d 	.word	0x0800bc5d
 800bb88:	6833      	ldr	r3, [r6, #0]
 800bb8a:	1d1a      	adds	r2, r3, #4
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	6032      	str	r2, [r6, #0]
 800bb90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e09c      	b.n	800bcd6 <_printf_i+0x1e6>
 800bb9c:	6833      	ldr	r3, [r6, #0]
 800bb9e:	6820      	ldr	r0, [r4, #0]
 800bba0:	1d19      	adds	r1, r3, #4
 800bba2:	6031      	str	r1, [r6, #0]
 800bba4:	0606      	lsls	r6, r0, #24
 800bba6:	d501      	bpl.n	800bbac <_printf_i+0xbc>
 800bba8:	681d      	ldr	r5, [r3, #0]
 800bbaa:	e003      	b.n	800bbb4 <_printf_i+0xc4>
 800bbac:	0645      	lsls	r5, r0, #25
 800bbae:	d5fb      	bpl.n	800bba8 <_printf_i+0xb8>
 800bbb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bbb4:	2d00      	cmp	r5, #0
 800bbb6:	da03      	bge.n	800bbc0 <_printf_i+0xd0>
 800bbb8:	232d      	movs	r3, #45	@ 0x2d
 800bbba:	426d      	negs	r5, r5
 800bbbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbc0:	4858      	ldr	r0, [pc, #352]	@ (800bd24 <_printf_i+0x234>)
 800bbc2:	230a      	movs	r3, #10
 800bbc4:	e011      	b.n	800bbea <_printf_i+0xfa>
 800bbc6:	6821      	ldr	r1, [r4, #0]
 800bbc8:	6833      	ldr	r3, [r6, #0]
 800bbca:	0608      	lsls	r0, r1, #24
 800bbcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800bbd0:	d402      	bmi.n	800bbd8 <_printf_i+0xe8>
 800bbd2:	0649      	lsls	r1, r1, #25
 800bbd4:	bf48      	it	mi
 800bbd6:	b2ad      	uxthmi	r5, r5
 800bbd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bbda:	4852      	ldr	r0, [pc, #328]	@ (800bd24 <_printf_i+0x234>)
 800bbdc:	6033      	str	r3, [r6, #0]
 800bbde:	bf14      	ite	ne
 800bbe0:	230a      	movne	r3, #10
 800bbe2:	2308      	moveq	r3, #8
 800bbe4:	2100      	movs	r1, #0
 800bbe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bbea:	6866      	ldr	r6, [r4, #4]
 800bbec:	60a6      	str	r6, [r4, #8]
 800bbee:	2e00      	cmp	r6, #0
 800bbf0:	db05      	blt.n	800bbfe <_printf_i+0x10e>
 800bbf2:	6821      	ldr	r1, [r4, #0]
 800bbf4:	432e      	orrs	r6, r5
 800bbf6:	f021 0104 	bic.w	r1, r1, #4
 800bbfa:	6021      	str	r1, [r4, #0]
 800bbfc:	d04b      	beq.n	800bc96 <_printf_i+0x1a6>
 800bbfe:	4616      	mov	r6, r2
 800bc00:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc04:	fb03 5711 	mls	r7, r3, r1, r5
 800bc08:	5dc7      	ldrb	r7, [r0, r7]
 800bc0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc0e:	462f      	mov	r7, r5
 800bc10:	42bb      	cmp	r3, r7
 800bc12:	460d      	mov	r5, r1
 800bc14:	d9f4      	bls.n	800bc00 <_printf_i+0x110>
 800bc16:	2b08      	cmp	r3, #8
 800bc18:	d10b      	bne.n	800bc32 <_printf_i+0x142>
 800bc1a:	6823      	ldr	r3, [r4, #0]
 800bc1c:	07df      	lsls	r7, r3, #31
 800bc1e:	d508      	bpl.n	800bc32 <_printf_i+0x142>
 800bc20:	6923      	ldr	r3, [r4, #16]
 800bc22:	6861      	ldr	r1, [r4, #4]
 800bc24:	4299      	cmp	r1, r3
 800bc26:	bfde      	ittt	le
 800bc28:	2330      	movle	r3, #48	@ 0x30
 800bc2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bc2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bc32:	1b92      	subs	r2, r2, r6
 800bc34:	6122      	str	r2, [r4, #16]
 800bc36:	f8cd a000 	str.w	sl, [sp]
 800bc3a:	464b      	mov	r3, r9
 800bc3c:	aa03      	add	r2, sp, #12
 800bc3e:	4621      	mov	r1, r4
 800bc40:	4640      	mov	r0, r8
 800bc42:	f7ff fee7 	bl	800ba14 <_printf_common>
 800bc46:	3001      	adds	r0, #1
 800bc48:	d14a      	bne.n	800bce0 <_printf_i+0x1f0>
 800bc4a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4e:	b004      	add	sp, #16
 800bc50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc54:	6823      	ldr	r3, [r4, #0]
 800bc56:	f043 0320 	orr.w	r3, r3, #32
 800bc5a:	6023      	str	r3, [r4, #0]
 800bc5c:	4832      	ldr	r0, [pc, #200]	@ (800bd28 <_printf_i+0x238>)
 800bc5e:	2778      	movs	r7, #120	@ 0x78
 800bc60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bc64:	6823      	ldr	r3, [r4, #0]
 800bc66:	6831      	ldr	r1, [r6, #0]
 800bc68:	061f      	lsls	r7, r3, #24
 800bc6a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bc6e:	d402      	bmi.n	800bc76 <_printf_i+0x186>
 800bc70:	065f      	lsls	r7, r3, #25
 800bc72:	bf48      	it	mi
 800bc74:	b2ad      	uxthmi	r5, r5
 800bc76:	6031      	str	r1, [r6, #0]
 800bc78:	07d9      	lsls	r1, r3, #31
 800bc7a:	bf44      	itt	mi
 800bc7c:	f043 0320 	orrmi.w	r3, r3, #32
 800bc80:	6023      	strmi	r3, [r4, #0]
 800bc82:	b11d      	cbz	r5, 800bc8c <_printf_i+0x19c>
 800bc84:	2310      	movs	r3, #16
 800bc86:	e7ad      	b.n	800bbe4 <_printf_i+0xf4>
 800bc88:	4826      	ldr	r0, [pc, #152]	@ (800bd24 <_printf_i+0x234>)
 800bc8a:	e7e9      	b.n	800bc60 <_printf_i+0x170>
 800bc8c:	6823      	ldr	r3, [r4, #0]
 800bc8e:	f023 0320 	bic.w	r3, r3, #32
 800bc92:	6023      	str	r3, [r4, #0]
 800bc94:	e7f6      	b.n	800bc84 <_printf_i+0x194>
 800bc96:	4616      	mov	r6, r2
 800bc98:	e7bd      	b.n	800bc16 <_printf_i+0x126>
 800bc9a:	6833      	ldr	r3, [r6, #0]
 800bc9c:	6825      	ldr	r5, [r4, #0]
 800bc9e:	6961      	ldr	r1, [r4, #20]
 800bca0:	1d18      	adds	r0, r3, #4
 800bca2:	6030      	str	r0, [r6, #0]
 800bca4:	062e      	lsls	r6, r5, #24
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	d501      	bpl.n	800bcae <_printf_i+0x1be>
 800bcaa:	6019      	str	r1, [r3, #0]
 800bcac:	e002      	b.n	800bcb4 <_printf_i+0x1c4>
 800bcae:	0668      	lsls	r0, r5, #25
 800bcb0:	d5fb      	bpl.n	800bcaa <_printf_i+0x1ba>
 800bcb2:	8019      	strh	r1, [r3, #0]
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	6123      	str	r3, [r4, #16]
 800bcb8:	4616      	mov	r6, r2
 800bcba:	e7bc      	b.n	800bc36 <_printf_i+0x146>
 800bcbc:	6833      	ldr	r3, [r6, #0]
 800bcbe:	1d1a      	adds	r2, r3, #4
 800bcc0:	6032      	str	r2, [r6, #0]
 800bcc2:	681e      	ldr	r6, [r3, #0]
 800bcc4:	6862      	ldr	r2, [r4, #4]
 800bcc6:	2100      	movs	r1, #0
 800bcc8:	4630      	mov	r0, r6
 800bcca:	f7f4 fa89 	bl	80001e0 <memchr>
 800bcce:	b108      	cbz	r0, 800bcd4 <_printf_i+0x1e4>
 800bcd0:	1b80      	subs	r0, r0, r6
 800bcd2:	6060      	str	r0, [r4, #4]
 800bcd4:	6863      	ldr	r3, [r4, #4]
 800bcd6:	6123      	str	r3, [r4, #16]
 800bcd8:	2300      	movs	r3, #0
 800bcda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcde:	e7aa      	b.n	800bc36 <_printf_i+0x146>
 800bce0:	6923      	ldr	r3, [r4, #16]
 800bce2:	4632      	mov	r2, r6
 800bce4:	4649      	mov	r1, r9
 800bce6:	4640      	mov	r0, r8
 800bce8:	47d0      	blx	sl
 800bcea:	3001      	adds	r0, #1
 800bcec:	d0ad      	beq.n	800bc4a <_printf_i+0x15a>
 800bcee:	6823      	ldr	r3, [r4, #0]
 800bcf0:	079b      	lsls	r3, r3, #30
 800bcf2:	d413      	bmi.n	800bd1c <_printf_i+0x22c>
 800bcf4:	68e0      	ldr	r0, [r4, #12]
 800bcf6:	9b03      	ldr	r3, [sp, #12]
 800bcf8:	4298      	cmp	r0, r3
 800bcfa:	bfb8      	it	lt
 800bcfc:	4618      	movlt	r0, r3
 800bcfe:	e7a6      	b.n	800bc4e <_printf_i+0x15e>
 800bd00:	2301      	movs	r3, #1
 800bd02:	4632      	mov	r2, r6
 800bd04:	4649      	mov	r1, r9
 800bd06:	4640      	mov	r0, r8
 800bd08:	47d0      	blx	sl
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	d09d      	beq.n	800bc4a <_printf_i+0x15a>
 800bd0e:	3501      	adds	r5, #1
 800bd10:	68e3      	ldr	r3, [r4, #12]
 800bd12:	9903      	ldr	r1, [sp, #12]
 800bd14:	1a5b      	subs	r3, r3, r1
 800bd16:	42ab      	cmp	r3, r5
 800bd18:	dcf2      	bgt.n	800bd00 <_printf_i+0x210>
 800bd1a:	e7eb      	b.n	800bcf4 <_printf_i+0x204>
 800bd1c:	2500      	movs	r5, #0
 800bd1e:	f104 0619 	add.w	r6, r4, #25
 800bd22:	e7f5      	b.n	800bd10 <_printf_i+0x220>
 800bd24:	0800fbe2 	.word	0x0800fbe2
 800bd28:	0800fbf3 	.word	0x0800fbf3

0800bd2c <_scanf_float>:
 800bd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	b087      	sub	sp, #28
 800bd32:	4691      	mov	r9, r2
 800bd34:	9303      	str	r3, [sp, #12]
 800bd36:	688b      	ldr	r3, [r1, #8]
 800bd38:	1e5a      	subs	r2, r3, #1
 800bd3a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bd3e:	bf81      	itttt	hi
 800bd40:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bd44:	eb03 0b05 	addhi.w	fp, r3, r5
 800bd48:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bd4c:	608b      	strhi	r3, [r1, #8]
 800bd4e:	680b      	ldr	r3, [r1, #0]
 800bd50:	460a      	mov	r2, r1
 800bd52:	f04f 0500 	mov.w	r5, #0
 800bd56:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bd5a:	f842 3b1c 	str.w	r3, [r2], #28
 800bd5e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bd62:	4680      	mov	r8, r0
 800bd64:	460c      	mov	r4, r1
 800bd66:	bf98      	it	ls
 800bd68:	f04f 0b00 	movls.w	fp, #0
 800bd6c:	9201      	str	r2, [sp, #4]
 800bd6e:	4616      	mov	r6, r2
 800bd70:	46aa      	mov	sl, r5
 800bd72:	462f      	mov	r7, r5
 800bd74:	9502      	str	r5, [sp, #8]
 800bd76:	68a2      	ldr	r2, [r4, #8]
 800bd78:	b15a      	cbz	r2, 800bd92 <_scanf_float+0x66>
 800bd7a:	f8d9 3000 	ldr.w	r3, [r9]
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	2b4e      	cmp	r3, #78	@ 0x4e
 800bd82:	d863      	bhi.n	800be4c <_scanf_float+0x120>
 800bd84:	2b40      	cmp	r3, #64	@ 0x40
 800bd86:	d83b      	bhi.n	800be00 <_scanf_float+0xd4>
 800bd88:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bd8c:	b2c8      	uxtb	r0, r1
 800bd8e:	280e      	cmp	r0, #14
 800bd90:	d939      	bls.n	800be06 <_scanf_float+0xda>
 800bd92:	b11f      	cbz	r7, 800bd9c <_scanf_float+0x70>
 800bd94:	6823      	ldr	r3, [r4, #0]
 800bd96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd9a:	6023      	str	r3, [r4, #0]
 800bd9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bda0:	f1ba 0f01 	cmp.w	sl, #1
 800bda4:	f200 8114 	bhi.w	800bfd0 <_scanf_float+0x2a4>
 800bda8:	9b01      	ldr	r3, [sp, #4]
 800bdaa:	429e      	cmp	r6, r3
 800bdac:	f200 8105 	bhi.w	800bfba <_scanf_float+0x28e>
 800bdb0:	2001      	movs	r0, #1
 800bdb2:	b007      	add	sp, #28
 800bdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bdbc:	2a0d      	cmp	r2, #13
 800bdbe:	d8e8      	bhi.n	800bd92 <_scanf_float+0x66>
 800bdc0:	a101      	add	r1, pc, #4	@ (adr r1, 800bdc8 <_scanf_float+0x9c>)
 800bdc2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bdc6:	bf00      	nop
 800bdc8:	0800bf11 	.word	0x0800bf11
 800bdcc:	0800bd93 	.word	0x0800bd93
 800bdd0:	0800bd93 	.word	0x0800bd93
 800bdd4:	0800bd93 	.word	0x0800bd93
 800bdd8:	0800bf6d 	.word	0x0800bf6d
 800bddc:	0800bf47 	.word	0x0800bf47
 800bde0:	0800bd93 	.word	0x0800bd93
 800bde4:	0800bd93 	.word	0x0800bd93
 800bde8:	0800bf1f 	.word	0x0800bf1f
 800bdec:	0800bd93 	.word	0x0800bd93
 800bdf0:	0800bd93 	.word	0x0800bd93
 800bdf4:	0800bd93 	.word	0x0800bd93
 800bdf8:	0800bd93 	.word	0x0800bd93
 800bdfc:	0800bedb 	.word	0x0800bedb
 800be00:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800be04:	e7da      	b.n	800bdbc <_scanf_float+0x90>
 800be06:	290e      	cmp	r1, #14
 800be08:	d8c3      	bhi.n	800bd92 <_scanf_float+0x66>
 800be0a:	a001      	add	r0, pc, #4	@ (adr r0, 800be10 <_scanf_float+0xe4>)
 800be0c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800be10:	0800becb 	.word	0x0800becb
 800be14:	0800bd93 	.word	0x0800bd93
 800be18:	0800becb 	.word	0x0800becb
 800be1c:	0800bf5b 	.word	0x0800bf5b
 800be20:	0800bd93 	.word	0x0800bd93
 800be24:	0800be6d 	.word	0x0800be6d
 800be28:	0800beb1 	.word	0x0800beb1
 800be2c:	0800beb1 	.word	0x0800beb1
 800be30:	0800beb1 	.word	0x0800beb1
 800be34:	0800beb1 	.word	0x0800beb1
 800be38:	0800beb1 	.word	0x0800beb1
 800be3c:	0800beb1 	.word	0x0800beb1
 800be40:	0800beb1 	.word	0x0800beb1
 800be44:	0800beb1 	.word	0x0800beb1
 800be48:	0800beb1 	.word	0x0800beb1
 800be4c:	2b6e      	cmp	r3, #110	@ 0x6e
 800be4e:	d809      	bhi.n	800be64 <_scanf_float+0x138>
 800be50:	2b60      	cmp	r3, #96	@ 0x60
 800be52:	d8b1      	bhi.n	800bdb8 <_scanf_float+0x8c>
 800be54:	2b54      	cmp	r3, #84	@ 0x54
 800be56:	d07b      	beq.n	800bf50 <_scanf_float+0x224>
 800be58:	2b59      	cmp	r3, #89	@ 0x59
 800be5a:	d19a      	bne.n	800bd92 <_scanf_float+0x66>
 800be5c:	2d07      	cmp	r5, #7
 800be5e:	d198      	bne.n	800bd92 <_scanf_float+0x66>
 800be60:	2508      	movs	r5, #8
 800be62:	e02f      	b.n	800bec4 <_scanf_float+0x198>
 800be64:	2b74      	cmp	r3, #116	@ 0x74
 800be66:	d073      	beq.n	800bf50 <_scanf_float+0x224>
 800be68:	2b79      	cmp	r3, #121	@ 0x79
 800be6a:	e7f6      	b.n	800be5a <_scanf_float+0x12e>
 800be6c:	6821      	ldr	r1, [r4, #0]
 800be6e:	05c8      	lsls	r0, r1, #23
 800be70:	d51e      	bpl.n	800beb0 <_scanf_float+0x184>
 800be72:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800be76:	6021      	str	r1, [r4, #0]
 800be78:	3701      	adds	r7, #1
 800be7a:	f1bb 0f00 	cmp.w	fp, #0
 800be7e:	d003      	beq.n	800be88 <_scanf_float+0x15c>
 800be80:	3201      	adds	r2, #1
 800be82:	f10b 3bff 	add.w	fp, fp, #4294967295
 800be86:	60a2      	str	r2, [r4, #8]
 800be88:	68a3      	ldr	r3, [r4, #8]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	60a3      	str	r3, [r4, #8]
 800be8e:	6923      	ldr	r3, [r4, #16]
 800be90:	3301      	adds	r3, #1
 800be92:	6123      	str	r3, [r4, #16]
 800be94:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800be98:	3b01      	subs	r3, #1
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	f8c9 3004 	str.w	r3, [r9, #4]
 800bea0:	f340 8082 	ble.w	800bfa8 <_scanf_float+0x27c>
 800bea4:	f8d9 3000 	ldr.w	r3, [r9]
 800bea8:	3301      	adds	r3, #1
 800beaa:	f8c9 3000 	str.w	r3, [r9]
 800beae:	e762      	b.n	800bd76 <_scanf_float+0x4a>
 800beb0:	eb1a 0105 	adds.w	r1, sl, r5
 800beb4:	f47f af6d 	bne.w	800bd92 <_scanf_float+0x66>
 800beb8:	6822      	ldr	r2, [r4, #0]
 800beba:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bebe:	6022      	str	r2, [r4, #0]
 800bec0:	460d      	mov	r5, r1
 800bec2:	468a      	mov	sl, r1
 800bec4:	f806 3b01 	strb.w	r3, [r6], #1
 800bec8:	e7de      	b.n	800be88 <_scanf_float+0x15c>
 800beca:	6822      	ldr	r2, [r4, #0]
 800becc:	0610      	lsls	r0, r2, #24
 800bece:	f57f af60 	bpl.w	800bd92 <_scanf_float+0x66>
 800bed2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bed6:	6022      	str	r2, [r4, #0]
 800bed8:	e7f4      	b.n	800bec4 <_scanf_float+0x198>
 800beda:	f1ba 0f00 	cmp.w	sl, #0
 800bede:	d10c      	bne.n	800befa <_scanf_float+0x1ce>
 800bee0:	b977      	cbnz	r7, 800bf00 <_scanf_float+0x1d4>
 800bee2:	6822      	ldr	r2, [r4, #0]
 800bee4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bee8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800beec:	d108      	bne.n	800bf00 <_scanf_float+0x1d4>
 800beee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bef2:	6022      	str	r2, [r4, #0]
 800bef4:	f04f 0a01 	mov.w	sl, #1
 800bef8:	e7e4      	b.n	800bec4 <_scanf_float+0x198>
 800befa:	f1ba 0f02 	cmp.w	sl, #2
 800befe:	d050      	beq.n	800bfa2 <_scanf_float+0x276>
 800bf00:	2d01      	cmp	r5, #1
 800bf02:	d002      	beq.n	800bf0a <_scanf_float+0x1de>
 800bf04:	2d04      	cmp	r5, #4
 800bf06:	f47f af44 	bne.w	800bd92 <_scanf_float+0x66>
 800bf0a:	3501      	adds	r5, #1
 800bf0c:	b2ed      	uxtb	r5, r5
 800bf0e:	e7d9      	b.n	800bec4 <_scanf_float+0x198>
 800bf10:	f1ba 0f01 	cmp.w	sl, #1
 800bf14:	f47f af3d 	bne.w	800bd92 <_scanf_float+0x66>
 800bf18:	f04f 0a02 	mov.w	sl, #2
 800bf1c:	e7d2      	b.n	800bec4 <_scanf_float+0x198>
 800bf1e:	b975      	cbnz	r5, 800bf3e <_scanf_float+0x212>
 800bf20:	2f00      	cmp	r7, #0
 800bf22:	f47f af37 	bne.w	800bd94 <_scanf_float+0x68>
 800bf26:	6822      	ldr	r2, [r4, #0]
 800bf28:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bf2c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bf30:	f040 8103 	bne.w	800c13a <_scanf_float+0x40e>
 800bf34:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bf38:	6022      	str	r2, [r4, #0]
 800bf3a:	2501      	movs	r5, #1
 800bf3c:	e7c2      	b.n	800bec4 <_scanf_float+0x198>
 800bf3e:	2d03      	cmp	r5, #3
 800bf40:	d0e3      	beq.n	800bf0a <_scanf_float+0x1de>
 800bf42:	2d05      	cmp	r5, #5
 800bf44:	e7df      	b.n	800bf06 <_scanf_float+0x1da>
 800bf46:	2d02      	cmp	r5, #2
 800bf48:	f47f af23 	bne.w	800bd92 <_scanf_float+0x66>
 800bf4c:	2503      	movs	r5, #3
 800bf4e:	e7b9      	b.n	800bec4 <_scanf_float+0x198>
 800bf50:	2d06      	cmp	r5, #6
 800bf52:	f47f af1e 	bne.w	800bd92 <_scanf_float+0x66>
 800bf56:	2507      	movs	r5, #7
 800bf58:	e7b4      	b.n	800bec4 <_scanf_float+0x198>
 800bf5a:	6822      	ldr	r2, [r4, #0]
 800bf5c:	0591      	lsls	r1, r2, #22
 800bf5e:	f57f af18 	bpl.w	800bd92 <_scanf_float+0x66>
 800bf62:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800bf66:	6022      	str	r2, [r4, #0]
 800bf68:	9702      	str	r7, [sp, #8]
 800bf6a:	e7ab      	b.n	800bec4 <_scanf_float+0x198>
 800bf6c:	6822      	ldr	r2, [r4, #0]
 800bf6e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800bf72:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800bf76:	d005      	beq.n	800bf84 <_scanf_float+0x258>
 800bf78:	0550      	lsls	r0, r2, #21
 800bf7a:	f57f af0a 	bpl.w	800bd92 <_scanf_float+0x66>
 800bf7e:	2f00      	cmp	r7, #0
 800bf80:	f000 80db 	beq.w	800c13a <_scanf_float+0x40e>
 800bf84:	0591      	lsls	r1, r2, #22
 800bf86:	bf58      	it	pl
 800bf88:	9902      	ldrpl	r1, [sp, #8]
 800bf8a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bf8e:	bf58      	it	pl
 800bf90:	1a79      	subpl	r1, r7, r1
 800bf92:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800bf96:	bf58      	it	pl
 800bf98:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bf9c:	6022      	str	r2, [r4, #0]
 800bf9e:	2700      	movs	r7, #0
 800bfa0:	e790      	b.n	800bec4 <_scanf_float+0x198>
 800bfa2:	f04f 0a03 	mov.w	sl, #3
 800bfa6:	e78d      	b.n	800bec4 <_scanf_float+0x198>
 800bfa8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bfac:	4649      	mov	r1, r9
 800bfae:	4640      	mov	r0, r8
 800bfb0:	4798      	blx	r3
 800bfb2:	2800      	cmp	r0, #0
 800bfb4:	f43f aedf 	beq.w	800bd76 <_scanf_float+0x4a>
 800bfb8:	e6eb      	b.n	800bd92 <_scanf_float+0x66>
 800bfba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bfbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bfc2:	464a      	mov	r2, r9
 800bfc4:	4640      	mov	r0, r8
 800bfc6:	4798      	blx	r3
 800bfc8:	6923      	ldr	r3, [r4, #16]
 800bfca:	3b01      	subs	r3, #1
 800bfcc:	6123      	str	r3, [r4, #16]
 800bfce:	e6eb      	b.n	800bda8 <_scanf_float+0x7c>
 800bfd0:	1e6b      	subs	r3, r5, #1
 800bfd2:	2b06      	cmp	r3, #6
 800bfd4:	d824      	bhi.n	800c020 <_scanf_float+0x2f4>
 800bfd6:	2d02      	cmp	r5, #2
 800bfd8:	d836      	bhi.n	800c048 <_scanf_float+0x31c>
 800bfda:	9b01      	ldr	r3, [sp, #4]
 800bfdc:	429e      	cmp	r6, r3
 800bfde:	f67f aee7 	bls.w	800bdb0 <_scanf_float+0x84>
 800bfe2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bfe6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bfea:	464a      	mov	r2, r9
 800bfec:	4640      	mov	r0, r8
 800bfee:	4798      	blx	r3
 800bff0:	6923      	ldr	r3, [r4, #16]
 800bff2:	3b01      	subs	r3, #1
 800bff4:	6123      	str	r3, [r4, #16]
 800bff6:	e7f0      	b.n	800bfda <_scanf_float+0x2ae>
 800bff8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bffc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c000:	464a      	mov	r2, r9
 800c002:	4640      	mov	r0, r8
 800c004:	4798      	blx	r3
 800c006:	6923      	ldr	r3, [r4, #16]
 800c008:	3b01      	subs	r3, #1
 800c00a:	6123      	str	r3, [r4, #16]
 800c00c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c010:	fa5f fa8a 	uxtb.w	sl, sl
 800c014:	f1ba 0f02 	cmp.w	sl, #2
 800c018:	d1ee      	bne.n	800bff8 <_scanf_float+0x2cc>
 800c01a:	3d03      	subs	r5, #3
 800c01c:	b2ed      	uxtb	r5, r5
 800c01e:	1b76      	subs	r6, r6, r5
 800c020:	6823      	ldr	r3, [r4, #0]
 800c022:	05da      	lsls	r2, r3, #23
 800c024:	d530      	bpl.n	800c088 <_scanf_float+0x35c>
 800c026:	055b      	lsls	r3, r3, #21
 800c028:	d511      	bpl.n	800c04e <_scanf_float+0x322>
 800c02a:	9b01      	ldr	r3, [sp, #4]
 800c02c:	429e      	cmp	r6, r3
 800c02e:	f67f aebf 	bls.w	800bdb0 <_scanf_float+0x84>
 800c032:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c036:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c03a:	464a      	mov	r2, r9
 800c03c:	4640      	mov	r0, r8
 800c03e:	4798      	blx	r3
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	3b01      	subs	r3, #1
 800c044:	6123      	str	r3, [r4, #16]
 800c046:	e7f0      	b.n	800c02a <_scanf_float+0x2fe>
 800c048:	46aa      	mov	sl, r5
 800c04a:	46b3      	mov	fp, r6
 800c04c:	e7de      	b.n	800c00c <_scanf_float+0x2e0>
 800c04e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c052:	6923      	ldr	r3, [r4, #16]
 800c054:	2965      	cmp	r1, #101	@ 0x65
 800c056:	f103 33ff 	add.w	r3, r3, #4294967295
 800c05a:	f106 35ff 	add.w	r5, r6, #4294967295
 800c05e:	6123      	str	r3, [r4, #16]
 800c060:	d00c      	beq.n	800c07c <_scanf_float+0x350>
 800c062:	2945      	cmp	r1, #69	@ 0x45
 800c064:	d00a      	beq.n	800c07c <_scanf_float+0x350>
 800c066:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c06a:	464a      	mov	r2, r9
 800c06c:	4640      	mov	r0, r8
 800c06e:	4798      	blx	r3
 800c070:	6923      	ldr	r3, [r4, #16]
 800c072:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c076:	3b01      	subs	r3, #1
 800c078:	1eb5      	subs	r5, r6, #2
 800c07a:	6123      	str	r3, [r4, #16]
 800c07c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c080:	464a      	mov	r2, r9
 800c082:	4640      	mov	r0, r8
 800c084:	4798      	blx	r3
 800c086:	462e      	mov	r6, r5
 800c088:	6822      	ldr	r2, [r4, #0]
 800c08a:	f012 0210 	ands.w	r2, r2, #16
 800c08e:	d001      	beq.n	800c094 <_scanf_float+0x368>
 800c090:	2000      	movs	r0, #0
 800c092:	e68e      	b.n	800bdb2 <_scanf_float+0x86>
 800c094:	7032      	strb	r2, [r6, #0]
 800c096:	6823      	ldr	r3, [r4, #0]
 800c098:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c09c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c0a0:	d125      	bne.n	800c0ee <_scanf_float+0x3c2>
 800c0a2:	9b02      	ldr	r3, [sp, #8]
 800c0a4:	429f      	cmp	r7, r3
 800c0a6:	d00a      	beq.n	800c0be <_scanf_float+0x392>
 800c0a8:	1bda      	subs	r2, r3, r7
 800c0aa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c0ae:	429e      	cmp	r6, r3
 800c0b0:	bf28      	it	cs
 800c0b2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c0b6:	4922      	ldr	r1, [pc, #136]	@ (800c140 <_scanf_float+0x414>)
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	f000 f907 	bl	800c2cc <siprintf>
 800c0be:	9901      	ldr	r1, [sp, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	4640      	mov	r0, r8
 800c0c4:	f002 fbf4 	bl	800e8b0 <_strtod_r>
 800c0c8:	9b03      	ldr	r3, [sp, #12]
 800c0ca:	6821      	ldr	r1, [r4, #0]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f011 0f02 	tst.w	r1, #2
 800c0d2:	ec57 6b10 	vmov	r6, r7, d0
 800c0d6:	f103 0204 	add.w	r2, r3, #4
 800c0da:	d015      	beq.n	800c108 <_scanf_float+0x3dc>
 800c0dc:	9903      	ldr	r1, [sp, #12]
 800c0de:	600a      	str	r2, [r1, #0]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	e9c3 6700 	strd	r6, r7, [r3]
 800c0e6:	68e3      	ldr	r3, [r4, #12]
 800c0e8:	3301      	adds	r3, #1
 800c0ea:	60e3      	str	r3, [r4, #12]
 800c0ec:	e7d0      	b.n	800c090 <_scanf_float+0x364>
 800c0ee:	9b04      	ldr	r3, [sp, #16]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d0e4      	beq.n	800c0be <_scanf_float+0x392>
 800c0f4:	9905      	ldr	r1, [sp, #20]
 800c0f6:	230a      	movs	r3, #10
 800c0f8:	3101      	adds	r1, #1
 800c0fa:	4640      	mov	r0, r8
 800c0fc:	f002 fc58 	bl	800e9b0 <_strtol_r>
 800c100:	9b04      	ldr	r3, [sp, #16]
 800c102:	9e05      	ldr	r6, [sp, #20]
 800c104:	1ac2      	subs	r2, r0, r3
 800c106:	e7d0      	b.n	800c0aa <_scanf_float+0x37e>
 800c108:	f011 0f04 	tst.w	r1, #4
 800c10c:	9903      	ldr	r1, [sp, #12]
 800c10e:	600a      	str	r2, [r1, #0]
 800c110:	d1e6      	bne.n	800c0e0 <_scanf_float+0x3b4>
 800c112:	681d      	ldr	r5, [r3, #0]
 800c114:	4632      	mov	r2, r6
 800c116:	463b      	mov	r3, r7
 800c118:	4630      	mov	r0, r6
 800c11a:	4639      	mov	r1, r7
 800c11c:	f7f4 fd0e 	bl	8000b3c <__aeabi_dcmpun>
 800c120:	b128      	cbz	r0, 800c12e <_scanf_float+0x402>
 800c122:	4808      	ldr	r0, [pc, #32]	@ (800c144 <_scanf_float+0x418>)
 800c124:	f000 f9b8 	bl	800c498 <nanf>
 800c128:	ed85 0a00 	vstr	s0, [r5]
 800c12c:	e7db      	b.n	800c0e6 <_scanf_float+0x3ba>
 800c12e:	4630      	mov	r0, r6
 800c130:	4639      	mov	r1, r7
 800c132:	f7f4 fd61 	bl	8000bf8 <__aeabi_d2f>
 800c136:	6028      	str	r0, [r5, #0]
 800c138:	e7d5      	b.n	800c0e6 <_scanf_float+0x3ba>
 800c13a:	2700      	movs	r7, #0
 800c13c:	e62e      	b.n	800bd9c <_scanf_float+0x70>
 800c13e:	bf00      	nop
 800c140:	0800fc04 	.word	0x0800fc04
 800c144:	0800fd45 	.word	0x0800fd45

0800c148 <std>:
 800c148:	2300      	movs	r3, #0
 800c14a:	b510      	push	{r4, lr}
 800c14c:	4604      	mov	r4, r0
 800c14e:	e9c0 3300 	strd	r3, r3, [r0]
 800c152:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c156:	6083      	str	r3, [r0, #8]
 800c158:	8181      	strh	r1, [r0, #12]
 800c15a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c15c:	81c2      	strh	r2, [r0, #14]
 800c15e:	6183      	str	r3, [r0, #24]
 800c160:	4619      	mov	r1, r3
 800c162:	2208      	movs	r2, #8
 800c164:	305c      	adds	r0, #92	@ 0x5c
 800c166:	f000 f916 	bl	800c396 <memset>
 800c16a:	4b0d      	ldr	r3, [pc, #52]	@ (800c1a0 <std+0x58>)
 800c16c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c16e:	4b0d      	ldr	r3, [pc, #52]	@ (800c1a4 <std+0x5c>)
 800c170:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c172:	4b0d      	ldr	r3, [pc, #52]	@ (800c1a8 <std+0x60>)
 800c174:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c176:	4b0d      	ldr	r3, [pc, #52]	@ (800c1ac <std+0x64>)
 800c178:	6323      	str	r3, [r4, #48]	@ 0x30
 800c17a:	4b0d      	ldr	r3, [pc, #52]	@ (800c1b0 <std+0x68>)
 800c17c:	6224      	str	r4, [r4, #32]
 800c17e:	429c      	cmp	r4, r3
 800c180:	d006      	beq.n	800c190 <std+0x48>
 800c182:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c186:	4294      	cmp	r4, r2
 800c188:	d002      	beq.n	800c190 <std+0x48>
 800c18a:	33d0      	adds	r3, #208	@ 0xd0
 800c18c:	429c      	cmp	r4, r3
 800c18e:	d105      	bne.n	800c19c <std+0x54>
 800c190:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c198:	f000 b97a 	b.w	800c490 <__retarget_lock_init_recursive>
 800c19c:	bd10      	pop	{r4, pc}
 800c19e:	bf00      	nop
 800c1a0:	0800c311 	.word	0x0800c311
 800c1a4:	0800c333 	.word	0x0800c333
 800c1a8:	0800c36b 	.word	0x0800c36b
 800c1ac:	0800c38f 	.word	0x0800c38f
 800c1b0:	20000e14 	.word	0x20000e14

0800c1b4 <stdio_exit_handler>:
 800c1b4:	4a02      	ldr	r2, [pc, #8]	@ (800c1c0 <stdio_exit_handler+0xc>)
 800c1b6:	4903      	ldr	r1, [pc, #12]	@ (800c1c4 <stdio_exit_handler+0x10>)
 800c1b8:	4803      	ldr	r0, [pc, #12]	@ (800c1c8 <stdio_exit_handler+0x14>)
 800c1ba:	f000 b869 	b.w	800c290 <_fwalk_sglue>
 800c1be:	bf00      	nop
 800c1c0:	20000120 	.word	0x20000120
 800c1c4:	0800ed6d 	.word	0x0800ed6d
 800c1c8:	20000130 	.word	0x20000130

0800c1cc <cleanup_stdio>:
 800c1cc:	6841      	ldr	r1, [r0, #4]
 800c1ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c200 <cleanup_stdio+0x34>)
 800c1d0:	4299      	cmp	r1, r3
 800c1d2:	b510      	push	{r4, lr}
 800c1d4:	4604      	mov	r4, r0
 800c1d6:	d001      	beq.n	800c1dc <cleanup_stdio+0x10>
 800c1d8:	f002 fdc8 	bl	800ed6c <_fflush_r>
 800c1dc:	68a1      	ldr	r1, [r4, #8]
 800c1de:	4b09      	ldr	r3, [pc, #36]	@ (800c204 <cleanup_stdio+0x38>)
 800c1e0:	4299      	cmp	r1, r3
 800c1e2:	d002      	beq.n	800c1ea <cleanup_stdio+0x1e>
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f002 fdc1 	bl	800ed6c <_fflush_r>
 800c1ea:	68e1      	ldr	r1, [r4, #12]
 800c1ec:	4b06      	ldr	r3, [pc, #24]	@ (800c208 <cleanup_stdio+0x3c>)
 800c1ee:	4299      	cmp	r1, r3
 800c1f0:	d004      	beq.n	800c1fc <cleanup_stdio+0x30>
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1f8:	f002 bdb8 	b.w	800ed6c <_fflush_r>
 800c1fc:	bd10      	pop	{r4, pc}
 800c1fe:	bf00      	nop
 800c200:	20000e14 	.word	0x20000e14
 800c204:	20000e7c 	.word	0x20000e7c
 800c208:	20000ee4 	.word	0x20000ee4

0800c20c <global_stdio_init.part.0>:
 800c20c:	b510      	push	{r4, lr}
 800c20e:	4b0b      	ldr	r3, [pc, #44]	@ (800c23c <global_stdio_init.part.0+0x30>)
 800c210:	4c0b      	ldr	r4, [pc, #44]	@ (800c240 <global_stdio_init.part.0+0x34>)
 800c212:	4a0c      	ldr	r2, [pc, #48]	@ (800c244 <global_stdio_init.part.0+0x38>)
 800c214:	601a      	str	r2, [r3, #0]
 800c216:	4620      	mov	r0, r4
 800c218:	2200      	movs	r2, #0
 800c21a:	2104      	movs	r1, #4
 800c21c:	f7ff ff94 	bl	800c148 <std>
 800c220:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c224:	2201      	movs	r2, #1
 800c226:	2109      	movs	r1, #9
 800c228:	f7ff ff8e 	bl	800c148 <std>
 800c22c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c230:	2202      	movs	r2, #2
 800c232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c236:	2112      	movs	r1, #18
 800c238:	f7ff bf86 	b.w	800c148 <std>
 800c23c:	20000f4c 	.word	0x20000f4c
 800c240:	20000e14 	.word	0x20000e14
 800c244:	0800c1b5 	.word	0x0800c1b5

0800c248 <__sfp_lock_acquire>:
 800c248:	4801      	ldr	r0, [pc, #4]	@ (800c250 <__sfp_lock_acquire+0x8>)
 800c24a:	f000 b922 	b.w	800c492 <__retarget_lock_acquire_recursive>
 800c24e:	bf00      	nop
 800c250:	20000f55 	.word	0x20000f55

0800c254 <__sfp_lock_release>:
 800c254:	4801      	ldr	r0, [pc, #4]	@ (800c25c <__sfp_lock_release+0x8>)
 800c256:	f000 b91d 	b.w	800c494 <__retarget_lock_release_recursive>
 800c25a:	bf00      	nop
 800c25c:	20000f55 	.word	0x20000f55

0800c260 <__sinit>:
 800c260:	b510      	push	{r4, lr}
 800c262:	4604      	mov	r4, r0
 800c264:	f7ff fff0 	bl	800c248 <__sfp_lock_acquire>
 800c268:	6a23      	ldr	r3, [r4, #32]
 800c26a:	b11b      	cbz	r3, 800c274 <__sinit+0x14>
 800c26c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c270:	f7ff bff0 	b.w	800c254 <__sfp_lock_release>
 800c274:	4b04      	ldr	r3, [pc, #16]	@ (800c288 <__sinit+0x28>)
 800c276:	6223      	str	r3, [r4, #32]
 800c278:	4b04      	ldr	r3, [pc, #16]	@ (800c28c <__sinit+0x2c>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d1f5      	bne.n	800c26c <__sinit+0xc>
 800c280:	f7ff ffc4 	bl	800c20c <global_stdio_init.part.0>
 800c284:	e7f2      	b.n	800c26c <__sinit+0xc>
 800c286:	bf00      	nop
 800c288:	0800c1cd 	.word	0x0800c1cd
 800c28c:	20000f4c 	.word	0x20000f4c

0800c290 <_fwalk_sglue>:
 800c290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c294:	4607      	mov	r7, r0
 800c296:	4688      	mov	r8, r1
 800c298:	4614      	mov	r4, r2
 800c29a:	2600      	movs	r6, #0
 800c29c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c2a0:	f1b9 0901 	subs.w	r9, r9, #1
 800c2a4:	d505      	bpl.n	800c2b2 <_fwalk_sglue+0x22>
 800c2a6:	6824      	ldr	r4, [r4, #0]
 800c2a8:	2c00      	cmp	r4, #0
 800c2aa:	d1f7      	bne.n	800c29c <_fwalk_sglue+0xc>
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2b2:	89ab      	ldrh	r3, [r5, #12]
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d907      	bls.n	800c2c8 <_fwalk_sglue+0x38>
 800c2b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c2bc:	3301      	adds	r3, #1
 800c2be:	d003      	beq.n	800c2c8 <_fwalk_sglue+0x38>
 800c2c0:	4629      	mov	r1, r5
 800c2c2:	4638      	mov	r0, r7
 800c2c4:	47c0      	blx	r8
 800c2c6:	4306      	orrs	r6, r0
 800c2c8:	3568      	adds	r5, #104	@ 0x68
 800c2ca:	e7e9      	b.n	800c2a0 <_fwalk_sglue+0x10>

0800c2cc <siprintf>:
 800c2cc:	b40e      	push	{r1, r2, r3}
 800c2ce:	b510      	push	{r4, lr}
 800c2d0:	b09d      	sub	sp, #116	@ 0x74
 800c2d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c2d4:	9002      	str	r0, [sp, #8]
 800c2d6:	9006      	str	r0, [sp, #24]
 800c2d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c2dc:	480a      	ldr	r0, [pc, #40]	@ (800c308 <siprintf+0x3c>)
 800c2de:	9107      	str	r1, [sp, #28]
 800c2e0:	9104      	str	r1, [sp, #16]
 800c2e2:	490a      	ldr	r1, [pc, #40]	@ (800c30c <siprintf+0x40>)
 800c2e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2e8:	9105      	str	r1, [sp, #20]
 800c2ea:	2400      	movs	r4, #0
 800c2ec:	a902      	add	r1, sp, #8
 800c2ee:	6800      	ldr	r0, [r0, #0]
 800c2f0:	9301      	str	r3, [sp, #4]
 800c2f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c2f4:	f002 fbba 	bl	800ea6c <_svfiprintf_r>
 800c2f8:	9b02      	ldr	r3, [sp, #8]
 800c2fa:	701c      	strb	r4, [r3, #0]
 800c2fc:	b01d      	add	sp, #116	@ 0x74
 800c2fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c302:	b003      	add	sp, #12
 800c304:	4770      	bx	lr
 800c306:	bf00      	nop
 800c308:	2000012c 	.word	0x2000012c
 800c30c:	ffff0208 	.word	0xffff0208

0800c310 <__sread>:
 800c310:	b510      	push	{r4, lr}
 800c312:	460c      	mov	r4, r1
 800c314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c318:	f000 f86c 	bl	800c3f4 <_read_r>
 800c31c:	2800      	cmp	r0, #0
 800c31e:	bfab      	itete	ge
 800c320:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c322:	89a3      	ldrhlt	r3, [r4, #12]
 800c324:	181b      	addge	r3, r3, r0
 800c326:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c32a:	bfac      	ite	ge
 800c32c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c32e:	81a3      	strhlt	r3, [r4, #12]
 800c330:	bd10      	pop	{r4, pc}

0800c332 <__swrite>:
 800c332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c336:	461f      	mov	r7, r3
 800c338:	898b      	ldrh	r3, [r1, #12]
 800c33a:	05db      	lsls	r3, r3, #23
 800c33c:	4605      	mov	r5, r0
 800c33e:	460c      	mov	r4, r1
 800c340:	4616      	mov	r6, r2
 800c342:	d505      	bpl.n	800c350 <__swrite+0x1e>
 800c344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c348:	2302      	movs	r3, #2
 800c34a:	2200      	movs	r2, #0
 800c34c:	f000 f840 	bl	800c3d0 <_lseek_r>
 800c350:	89a3      	ldrh	r3, [r4, #12]
 800c352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c35a:	81a3      	strh	r3, [r4, #12]
 800c35c:	4632      	mov	r2, r6
 800c35e:	463b      	mov	r3, r7
 800c360:	4628      	mov	r0, r5
 800c362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c366:	f000 b857 	b.w	800c418 <_write_r>

0800c36a <__sseek>:
 800c36a:	b510      	push	{r4, lr}
 800c36c:	460c      	mov	r4, r1
 800c36e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c372:	f000 f82d 	bl	800c3d0 <_lseek_r>
 800c376:	1c43      	adds	r3, r0, #1
 800c378:	89a3      	ldrh	r3, [r4, #12]
 800c37a:	bf15      	itete	ne
 800c37c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c37e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c382:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c386:	81a3      	strheq	r3, [r4, #12]
 800c388:	bf18      	it	ne
 800c38a:	81a3      	strhne	r3, [r4, #12]
 800c38c:	bd10      	pop	{r4, pc}

0800c38e <__sclose>:
 800c38e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c392:	f000 b80d 	b.w	800c3b0 <_close_r>

0800c396 <memset>:
 800c396:	4402      	add	r2, r0
 800c398:	4603      	mov	r3, r0
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d100      	bne.n	800c3a0 <memset+0xa>
 800c39e:	4770      	bx	lr
 800c3a0:	f803 1b01 	strb.w	r1, [r3], #1
 800c3a4:	e7f9      	b.n	800c39a <memset+0x4>
	...

0800c3a8 <_localeconv_r>:
 800c3a8:	4800      	ldr	r0, [pc, #0]	@ (800c3ac <_localeconv_r+0x4>)
 800c3aa:	4770      	bx	lr
 800c3ac:	2000026c 	.word	0x2000026c

0800c3b0 <_close_r>:
 800c3b0:	b538      	push	{r3, r4, r5, lr}
 800c3b2:	4d06      	ldr	r5, [pc, #24]	@ (800c3cc <_close_r+0x1c>)
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	4604      	mov	r4, r0
 800c3b8:	4608      	mov	r0, r1
 800c3ba:	602b      	str	r3, [r5, #0]
 800c3bc:	f7f5 fb4a 	bl	8001a54 <_close>
 800c3c0:	1c43      	adds	r3, r0, #1
 800c3c2:	d102      	bne.n	800c3ca <_close_r+0x1a>
 800c3c4:	682b      	ldr	r3, [r5, #0]
 800c3c6:	b103      	cbz	r3, 800c3ca <_close_r+0x1a>
 800c3c8:	6023      	str	r3, [r4, #0]
 800c3ca:	bd38      	pop	{r3, r4, r5, pc}
 800c3cc:	20000f50 	.word	0x20000f50

0800c3d0 <_lseek_r>:
 800c3d0:	b538      	push	{r3, r4, r5, lr}
 800c3d2:	4d07      	ldr	r5, [pc, #28]	@ (800c3f0 <_lseek_r+0x20>)
 800c3d4:	4604      	mov	r4, r0
 800c3d6:	4608      	mov	r0, r1
 800c3d8:	4611      	mov	r1, r2
 800c3da:	2200      	movs	r2, #0
 800c3dc:	602a      	str	r2, [r5, #0]
 800c3de:	461a      	mov	r2, r3
 800c3e0:	f7f5 fb5f 	bl	8001aa2 <_lseek>
 800c3e4:	1c43      	adds	r3, r0, #1
 800c3e6:	d102      	bne.n	800c3ee <_lseek_r+0x1e>
 800c3e8:	682b      	ldr	r3, [r5, #0]
 800c3ea:	b103      	cbz	r3, 800c3ee <_lseek_r+0x1e>
 800c3ec:	6023      	str	r3, [r4, #0]
 800c3ee:	bd38      	pop	{r3, r4, r5, pc}
 800c3f0:	20000f50 	.word	0x20000f50

0800c3f4 <_read_r>:
 800c3f4:	b538      	push	{r3, r4, r5, lr}
 800c3f6:	4d07      	ldr	r5, [pc, #28]	@ (800c414 <_read_r+0x20>)
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	4608      	mov	r0, r1
 800c3fc:	4611      	mov	r1, r2
 800c3fe:	2200      	movs	r2, #0
 800c400:	602a      	str	r2, [r5, #0]
 800c402:	461a      	mov	r2, r3
 800c404:	f7f5 faed 	bl	80019e2 <_read>
 800c408:	1c43      	adds	r3, r0, #1
 800c40a:	d102      	bne.n	800c412 <_read_r+0x1e>
 800c40c:	682b      	ldr	r3, [r5, #0]
 800c40e:	b103      	cbz	r3, 800c412 <_read_r+0x1e>
 800c410:	6023      	str	r3, [r4, #0]
 800c412:	bd38      	pop	{r3, r4, r5, pc}
 800c414:	20000f50 	.word	0x20000f50

0800c418 <_write_r>:
 800c418:	b538      	push	{r3, r4, r5, lr}
 800c41a:	4d07      	ldr	r5, [pc, #28]	@ (800c438 <_write_r+0x20>)
 800c41c:	4604      	mov	r4, r0
 800c41e:	4608      	mov	r0, r1
 800c420:	4611      	mov	r1, r2
 800c422:	2200      	movs	r2, #0
 800c424:	602a      	str	r2, [r5, #0]
 800c426:	461a      	mov	r2, r3
 800c428:	f7f5 faf8 	bl	8001a1c <_write>
 800c42c:	1c43      	adds	r3, r0, #1
 800c42e:	d102      	bne.n	800c436 <_write_r+0x1e>
 800c430:	682b      	ldr	r3, [r5, #0]
 800c432:	b103      	cbz	r3, 800c436 <_write_r+0x1e>
 800c434:	6023      	str	r3, [r4, #0]
 800c436:	bd38      	pop	{r3, r4, r5, pc}
 800c438:	20000f50 	.word	0x20000f50

0800c43c <__errno>:
 800c43c:	4b01      	ldr	r3, [pc, #4]	@ (800c444 <__errno+0x8>)
 800c43e:	6818      	ldr	r0, [r3, #0]
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	2000012c 	.word	0x2000012c

0800c448 <__libc_init_array>:
 800c448:	b570      	push	{r4, r5, r6, lr}
 800c44a:	4d0d      	ldr	r5, [pc, #52]	@ (800c480 <__libc_init_array+0x38>)
 800c44c:	4c0d      	ldr	r4, [pc, #52]	@ (800c484 <__libc_init_array+0x3c>)
 800c44e:	1b64      	subs	r4, r4, r5
 800c450:	10a4      	asrs	r4, r4, #2
 800c452:	2600      	movs	r6, #0
 800c454:	42a6      	cmp	r6, r4
 800c456:	d109      	bne.n	800c46c <__libc_init_array+0x24>
 800c458:	4d0b      	ldr	r5, [pc, #44]	@ (800c488 <__libc_init_array+0x40>)
 800c45a:	4c0c      	ldr	r4, [pc, #48]	@ (800c48c <__libc_init_array+0x44>)
 800c45c:	f003 fb76 	bl	800fb4c <_init>
 800c460:	1b64      	subs	r4, r4, r5
 800c462:	10a4      	asrs	r4, r4, #2
 800c464:	2600      	movs	r6, #0
 800c466:	42a6      	cmp	r6, r4
 800c468:	d105      	bne.n	800c476 <__libc_init_array+0x2e>
 800c46a:	bd70      	pop	{r4, r5, r6, pc}
 800c46c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c470:	4798      	blx	r3
 800c472:	3601      	adds	r6, #1
 800c474:	e7ee      	b.n	800c454 <__libc_init_array+0xc>
 800c476:	f855 3b04 	ldr.w	r3, [r5], #4
 800c47a:	4798      	blx	r3
 800c47c:	3601      	adds	r6, #1
 800c47e:	e7f2      	b.n	800c466 <__libc_init_array+0x1e>
 800c480:	08010004 	.word	0x08010004
 800c484:	08010004 	.word	0x08010004
 800c488:	08010004 	.word	0x08010004
 800c48c:	08010008 	.word	0x08010008

0800c490 <__retarget_lock_init_recursive>:
 800c490:	4770      	bx	lr

0800c492 <__retarget_lock_acquire_recursive>:
 800c492:	4770      	bx	lr

0800c494 <__retarget_lock_release_recursive>:
 800c494:	4770      	bx	lr
	...

0800c498 <nanf>:
 800c498:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c4a0 <nanf+0x8>
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	7fc00000 	.word	0x7fc00000

0800c4a4 <quorem>:
 800c4a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a8:	6903      	ldr	r3, [r0, #16]
 800c4aa:	690c      	ldr	r4, [r1, #16]
 800c4ac:	42a3      	cmp	r3, r4
 800c4ae:	4607      	mov	r7, r0
 800c4b0:	db7e      	blt.n	800c5b0 <quorem+0x10c>
 800c4b2:	3c01      	subs	r4, #1
 800c4b4:	f101 0814 	add.w	r8, r1, #20
 800c4b8:	00a3      	lsls	r3, r4, #2
 800c4ba:	f100 0514 	add.w	r5, r0, #20
 800c4be:	9300      	str	r3, [sp, #0]
 800c4c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c4ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4d6:	fbb2 f6f3 	udiv	r6, r2, r3
 800c4da:	d32e      	bcc.n	800c53a <quorem+0x96>
 800c4dc:	f04f 0a00 	mov.w	sl, #0
 800c4e0:	46c4      	mov	ip, r8
 800c4e2:	46ae      	mov	lr, r5
 800c4e4:	46d3      	mov	fp, sl
 800c4e6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c4ea:	b298      	uxth	r0, r3
 800c4ec:	fb06 a000 	mla	r0, r6, r0, sl
 800c4f0:	0c02      	lsrs	r2, r0, #16
 800c4f2:	0c1b      	lsrs	r3, r3, #16
 800c4f4:	fb06 2303 	mla	r3, r6, r3, r2
 800c4f8:	f8de 2000 	ldr.w	r2, [lr]
 800c4fc:	b280      	uxth	r0, r0
 800c4fe:	b292      	uxth	r2, r2
 800c500:	1a12      	subs	r2, r2, r0
 800c502:	445a      	add	r2, fp
 800c504:	f8de 0000 	ldr.w	r0, [lr]
 800c508:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c512:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c516:	b292      	uxth	r2, r2
 800c518:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c51c:	45e1      	cmp	r9, ip
 800c51e:	f84e 2b04 	str.w	r2, [lr], #4
 800c522:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c526:	d2de      	bcs.n	800c4e6 <quorem+0x42>
 800c528:	9b00      	ldr	r3, [sp, #0]
 800c52a:	58eb      	ldr	r3, [r5, r3]
 800c52c:	b92b      	cbnz	r3, 800c53a <quorem+0x96>
 800c52e:	9b01      	ldr	r3, [sp, #4]
 800c530:	3b04      	subs	r3, #4
 800c532:	429d      	cmp	r5, r3
 800c534:	461a      	mov	r2, r3
 800c536:	d32f      	bcc.n	800c598 <quorem+0xf4>
 800c538:	613c      	str	r4, [r7, #16]
 800c53a:	4638      	mov	r0, r7
 800c53c:	f001 f9c8 	bl	800d8d0 <__mcmp>
 800c540:	2800      	cmp	r0, #0
 800c542:	db25      	blt.n	800c590 <quorem+0xec>
 800c544:	4629      	mov	r1, r5
 800c546:	2000      	movs	r0, #0
 800c548:	f858 2b04 	ldr.w	r2, [r8], #4
 800c54c:	f8d1 c000 	ldr.w	ip, [r1]
 800c550:	fa1f fe82 	uxth.w	lr, r2
 800c554:	fa1f f38c 	uxth.w	r3, ip
 800c558:	eba3 030e 	sub.w	r3, r3, lr
 800c55c:	4403      	add	r3, r0
 800c55e:	0c12      	lsrs	r2, r2, #16
 800c560:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c564:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c568:	b29b      	uxth	r3, r3
 800c56a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c56e:	45c1      	cmp	r9, r8
 800c570:	f841 3b04 	str.w	r3, [r1], #4
 800c574:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c578:	d2e6      	bcs.n	800c548 <quorem+0xa4>
 800c57a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c57e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c582:	b922      	cbnz	r2, 800c58e <quorem+0xea>
 800c584:	3b04      	subs	r3, #4
 800c586:	429d      	cmp	r5, r3
 800c588:	461a      	mov	r2, r3
 800c58a:	d30b      	bcc.n	800c5a4 <quorem+0x100>
 800c58c:	613c      	str	r4, [r7, #16]
 800c58e:	3601      	adds	r6, #1
 800c590:	4630      	mov	r0, r6
 800c592:	b003      	add	sp, #12
 800c594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c598:	6812      	ldr	r2, [r2, #0]
 800c59a:	3b04      	subs	r3, #4
 800c59c:	2a00      	cmp	r2, #0
 800c59e:	d1cb      	bne.n	800c538 <quorem+0x94>
 800c5a0:	3c01      	subs	r4, #1
 800c5a2:	e7c6      	b.n	800c532 <quorem+0x8e>
 800c5a4:	6812      	ldr	r2, [r2, #0]
 800c5a6:	3b04      	subs	r3, #4
 800c5a8:	2a00      	cmp	r2, #0
 800c5aa:	d1ef      	bne.n	800c58c <quorem+0xe8>
 800c5ac:	3c01      	subs	r4, #1
 800c5ae:	e7ea      	b.n	800c586 <quorem+0xe2>
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	e7ee      	b.n	800c592 <quorem+0xee>
 800c5b4:	0000      	movs	r0, r0
	...

0800c5b8 <_dtoa_r>:
 800c5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5bc:	69c7      	ldr	r7, [r0, #28]
 800c5be:	b097      	sub	sp, #92	@ 0x5c
 800c5c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c5c4:	ec55 4b10 	vmov	r4, r5, d0
 800c5c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c5ca:	9107      	str	r1, [sp, #28]
 800c5cc:	4681      	mov	r9, r0
 800c5ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800c5d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c5d2:	b97f      	cbnz	r7, 800c5f4 <_dtoa_r+0x3c>
 800c5d4:	2010      	movs	r0, #16
 800c5d6:	f000 fe09 	bl	800d1ec <malloc>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	f8c9 001c 	str.w	r0, [r9, #28]
 800c5e0:	b920      	cbnz	r0, 800c5ec <_dtoa_r+0x34>
 800c5e2:	4ba9      	ldr	r3, [pc, #676]	@ (800c888 <_dtoa_r+0x2d0>)
 800c5e4:	21ef      	movs	r1, #239	@ 0xef
 800c5e6:	48a9      	ldr	r0, [pc, #676]	@ (800c88c <_dtoa_r+0x2d4>)
 800c5e8:	f002 fc3a 	bl	800ee60 <__assert_func>
 800c5ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c5f0:	6007      	str	r7, [r0, #0]
 800c5f2:	60c7      	str	r7, [r0, #12]
 800c5f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c5f8:	6819      	ldr	r1, [r3, #0]
 800c5fa:	b159      	cbz	r1, 800c614 <_dtoa_r+0x5c>
 800c5fc:	685a      	ldr	r2, [r3, #4]
 800c5fe:	604a      	str	r2, [r1, #4]
 800c600:	2301      	movs	r3, #1
 800c602:	4093      	lsls	r3, r2
 800c604:	608b      	str	r3, [r1, #8]
 800c606:	4648      	mov	r0, r9
 800c608:	f000 fee6 	bl	800d3d8 <_Bfree>
 800c60c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c610:	2200      	movs	r2, #0
 800c612:	601a      	str	r2, [r3, #0]
 800c614:	1e2b      	subs	r3, r5, #0
 800c616:	bfb9      	ittee	lt
 800c618:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c61c:	9305      	strlt	r3, [sp, #20]
 800c61e:	2300      	movge	r3, #0
 800c620:	6033      	strge	r3, [r6, #0]
 800c622:	9f05      	ldr	r7, [sp, #20]
 800c624:	4b9a      	ldr	r3, [pc, #616]	@ (800c890 <_dtoa_r+0x2d8>)
 800c626:	bfbc      	itt	lt
 800c628:	2201      	movlt	r2, #1
 800c62a:	6032      	strlt	r2, [r6, #0]
 800c62c:	43bb      	bics	r3, r7
 800c62e:	d112      	bne.n	800c656 <_dtoa_r+0x9e>
 800c630:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c632:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c636:	6013      	str	r3, [r2, #0]
 800c638:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c63c:	4323      	orrs	r3, r4
 800c63e:	f000 855a 	beq.w	800d0f6 <_dtoa_r+0xb3e>
 800c642:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c644:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c8a4 <_dtoa_r+0x2ec>
 800c648:	2b00      	cmp	r3, #0
 800c64a:	f000 855c 	beq.w	800d106 <_dtoa_r+0xb4e>
 800c64e:	f10a 0303 	add.w	r3, sl, #3
 800c652:	f000 bd56 	b.w	800d102 <_dtoa_r+0xb4a>
 800c656:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c65a:	2200      	movs	r2, #0
 800c65c:	ec51 0b17 	vmov	r0, r1, d7
 800c660:	2300      	movs	r3, #0
 800c662:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c666:	f7f4 fa37 	bl	8000ad8 <__aeabi_dcmpeq>
 800c66a:	4680      	mov	r8, r0
 800c66c:	b158      	cbz	r0, 800c686 <_dtoa_r+0xce>
 800c66e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c670:	2301      	movs	r3, #1
 800c672:	6013      	str	r3, [r2, #0]
 800c674:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c676:	b113      	cbz	r3, 800c67e <_dtoa_r+0xc6>
 800c678:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c67a:	4b86      	ldr	r3, [pc, #536]	@ (800c894 <_dtoa_r+0x2dc>)
 800c67c:	6013      	str	r3, [r2, #0]
 800c67e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c8a8 <_dtoa_r+0x2f0>
 800c682:	f000 bd40 	b.w	800d106 <_dtoa_r+0xb4e>
 800c686:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c68a:	aa14      	add	r2, sp, #80	@ 0x50
 800c68c:	a915      	add	r1, sp, #84	@ 0x54
 800c68e:	4648      	mov	r0, r9
 800c690:	f001 fa3e 	bl	800db10 <__d2b>
 800c694:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c698:	9002      	str	r0, [sp, #8]
 800c69a:	2e00      	cmp	r6, #0
 800c69c:	d078      	beq.n	800c790 <_dtoa_r+0x1d8>
 800c69e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c6a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c6b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c6b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	4b76      	ldr	r3, [pc, #472]	@ (800c898 <_dtoa_r+0x2e0>)
 800c6be:	f7f3 fdeb 	bl	8000298 <__aeabi_dsub>
 800c6c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c870 <_dtoa_r+0x2b8>)
 800c6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c8:	f7f3 ff9e 	bl	8000608 <__aeabi_dmul>
 800c6cc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c878 <_dtoa_r+0x2c0>)
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	f7f3 fde3 	bl	800029c <__adddf3>
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	4630      	mov	r0, r6
 800c6da:	460d      	mov	r5, r1
 800c6dc:	f7f3 ff2a 	bl	8000534 <__aeabi_i2d>
 800c6e0:	a367      	add	r3, pc, #412	@ (adr r3, 800c880 <_dtoa_r+0x2c8>)
 800c6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e6:	f7f3 ff8f 	bl	8000608 <__aeabi_dmul>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	4629      	mov	r1, r5
 800c6f2:	f7f3 fdd3 	bl	800029c <__adddf3>
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	460d      	mov	r5, r1
 800c6fa:	f7f4 fa35 	bl	8000b68 <__aeabi_d2iz>
 800c6fe:	2200      	movs	r2, #0
 800c700:	4607      	mov	r7, r0
 800c702:	2300      	movs	r3, #0
 800c704:	4620      	mov	r0, r4
 800c706:	4629      	mov	r1, r5
 800c708:	f7f4 f9f0 	bl	8000aec <__aeabi_dcmplt>
 800c70c:	b140      	cbz	r0, 800c720 <_dtoa_r+0x168>
 800c70e:	4638      	mov	r0, r7
 800c710:	f7f3 ff10 	bl	8000534 <__aeabi_i2d>
 800c714:	4622      	mov	r2, r4
 800c716:	462b      	mov	r3, r5
 800c718:	f7f4 f9de 	bl	8000ad8 <__aeabi_dcmpeq>
 800c71c:	b900      	cbnz	r0, 800c720 <_dtoa_r+0x168>
 800c71e:	3f01      	subs	r7, #1
 800c720:	2f16      	cmp	r7, #22
 800c722:	d852      	bhi.n	800c7ca <_dtoa_r+0x212>
 800c724:	4b5d      	ldr	r3, [pc, #372]	@ (800c89c <_dtoa_r+0x2e4>)
 800c726:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c732:	f7f4 f9db 	bl	8000aec <__aeabi_dcmplt>
 800c736:	2800      	cmp	r0, #0
 800c738:	d049      	beq.n	800c7ce <_dtoa_r+0x216>
 800c73a:	3f01      	subs	r7, #1
 800c73c:	2300      	movs	r3, #0
 800c73e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c740:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c742:	1b9b      	subs	r3, r3, r6
 800c744:	1e5a      	subs	r2, r3, #1
 800c746:	bf45      	ittet	mi
 800c748:	f1c3 0301 	rsbmi	r3, r3, #1
 800c74c:	9300      	strmi	r3, [sp, #0]
 800c74e:	2300      	movpl	r3, #0
 800c750:	2300      	movmi	r3, #0
 800c752:	9206      	str	r2, [sp, #24]
 800c754:	bf54      	ite	pl
 800c756:	9300      	strpl	r3, [sp, #0]
 800c758:	9306      	strmi	r3, [sp, #24]
 800c75a:	2f00      	cmp	r7, #0
 800c75c:	db39      	blt.n	800c7d2 <_dtoa_r+0x21a>
 800c75e:	9b06      	ldr	r3, [sp, #24]
 800c760:	970d      	str	r7, [sp, #52]	@ 0x34
 800c762:	443b      	add	r3, r7
 800c764:	9306      	str	r3, [sp, #24]
 800c766:	2300      	movs	r3, #0
 800c768:	9308      	str	r3, [sp, #32]
 800c76a:	9b07      	ldr	r3, [sp, #28]
 800c76c:	2b09      	cmp	r3, #9
 800c76e:	d863      	bhi.n	800c838 <_dtoa_r+0x280>
 800c770:	2b05      	cmp	r3, #5
 800c772:	bfc4      	itt	gt
 800c774:	3b04      	subgt	r3, #4
 800c776:	9307      	strgt	r3, [sp, #28]
 800c778:	9b07      	ldr	r3, [sp, #28]
 800c77a:	f1a3 0302 	sub.w	r3, r3, #2
 800c77e:	bfcc      	ite	gt
 800c780:	2400      	movgt	r4, #0
 800c782:	2401      	movle	r4, #1
 800c784:	2b03      	cmp	r3, #3
 800c786:	d863      	bhi.n	800c850 <_dtoa_r+0x298>
 800c788:	e8df f003 	tbb	[pc, r3]
 800c78c:	2b375452 	.word	0x2b375452
 800c790:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c794:	441e      	add	r6, r3
 800c796:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c79a:	2b20      	cmp	r3, #32
 800c79c:	bfc1      	itttt	gt
 800c79e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c7a2:	409f      	lslgt	r7, r3
 800c7a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c7a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c7ac:	bfd6      	itet	le
 800c7ae:	f1c3 0320 	rsble	r3, r3, #32
 800c7b2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c7b6:	fa04 f003 	lslle.w	r0, r4, r3
 800c7ba:	f7f3 feab 	bl	8000514 <__aeabi_ui2d>
 800c7be:	2201      	movs	r2, #1
 800c7c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c7c4:	3e01      	subs	r6, #1
 800c7c6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c7c8:	e776      	b.n	800c6b8 <_dtoa_r+0x100>
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	e7b7      	b.n	800c73e <_dtoa_r+0x186>
 800c7ce:	9010      	str	r0, [sp, #64]	@ 0x40
 800c7d0:	e7b6      	b.n	800c740 <_dtoa_r+0x188>
 800c7d2:	9b00      	ldr	r3, [sp, #0]
 800c7d4:	1bdb      	subs	r3, r3, r7
 800c7d6:	9300      	str	r3, [sp, #0]
 800c7d8:	427b      	negs	r3, r7
 800c7da:	9308      	str	r3, [sp, #32]
 800c7dc:	2300      	movs	r3, #0
 800c7de:	930d      	str	r3, [sp, #52]	@ 0x34
 800c7e0:	e7c3      	b.n	800c76a <_dtoa_r+0x1b2>
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7e8:	eb07 0b03 	add.w	fp, r7, r3
 800c7ec:	f10b 0301 	add.w	r3, fp, #1
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	9303      	str	r3, [sp, #12]
 800c7f4:	bfb8      	it	lt
 800c7f6:	2301      	movlt	r3, #1
 800c7f8:	e006      	b.n	800c808 <_dtoa_r+0x250>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c800:	2b00      	cmp	r3, #0
 800c802:	dd28      	ble.n	800c856 <_dtoa_r+0x29e>
 800c804:	469b      	mov	fp, r3
 800c806:	9303      	str	r3, [sp, #12]
 800c808:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c80c:	2100      	movs	r1, #0
 800c80e:	2204      	movs	r2, #4
 800c810:	f102 0514 	add.w	r5, r2, #20
 800c814:	429d      	cmp	r5, r3
 800c816:	d926      	bls.n	800c866 <_dtoa_r+0x2ae>
 800c818:	6041      	str	r1, [r0, #4]
 800c81a:	4648      	mov	r0, r9
 800c81c:	f000 fd9c 	bl	800d358 <_Balloc>
 800c820:	4682      	mov	sl, r0
 800c822:	2800      	cmp	r0, #0
 800c824:	d142      	bne.n	800c8ac <_dtoa_r+0x2f4>
 800c826:	4b1e      	ldr	r3, [pc, #120]	@ (800c8a0 <_dtoa_r+0x2e8>)
 800c828:	4602      	mov	r2, r0
 800c82a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c82e:	e6da      	b.n	800c5e6 <_dtoa_r+0x2e>
 800c830:	2300      	movs	r3, #0
 800c832:	e7e3      	b.n	800c7fc <_dtoa_r+0x244>
 800c834:	2300      	movs	r3, #0
 800c836:	e7d5      	b.n	800c7e4 <_dtoa_r+0x22c>
 800c838:	2401      	movs	r4, #1
 800c83a:	2300      	movs	r3, #0
 800c83c:	9307      	str	r3, [sp, #28]
 800c83e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c840:	f04f 3bff 	mov.w	fp, #4294967295
 800c844:	2200      	movs	r2, #0
 800c846:	f8cd b00c 	str.w	fp, [sp, #12]
 800c84a:	2312      	movs	r3, #18
 800c84c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c84e:	e7db      	b.n	800c808 <_dtoa_r+0x250>
 800c850:	2301      	movs	r3, #1
 800c852:	9309      	str	r3, [sp, #36]	@ 0x24
 800c854:	e7f4      	b.n	800c840 <_dtoa_r+0x288>
 800c856:	f04f 0b01 	mov.w	fp, #1
 800c85a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c85e:	465b      	mov	r3, fp
 800c860:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c864:	e7d0      	b.n	800c808 <_dtoa_r+0x250>
 800c866:	3101      	adds	r1, #1
 800c868:	0052      	lsls	r2, r2, #1
 800c86a:	e7d1      	b.n	800c810 <_dtoa_r+0x258>
 800c86c:	f3af 8000 	nop.w
 800c870:	636f4361 	.word	0x636f4361
 800c874:	3fd287a7 	.word	0x3fd287a7
 800c878:	8b60c8b3 	.word	0x8b60c8b3
 800c87c:	3fc68a28 	.word	0x3fc68a28
 800c880:	509f79fb 	.word	0x509f79fb
 800c884:	3fd34413 	.word	0x3fd34413
 800c888:	0800fc16 	.word	0x0800fc16
 800c88c:	0800fc2d 	.word	0x0800fc2d
 800c890:	7ff00000 	.word	0x7ff00000
 800c894:	0800fbe1 	.word	0x0800fbe1
 800c898:	3ff80000 	.word	0x3ff80000
 800c89c:	0800fde0 	.word	0x0800fde0
 800c8a0:	0800fc85 	.word	0x0800fc85
 800c8a4:	0800fc12 	.word	0x0800fc12
 800c8a8:	0800fbe0 	.word	0x0800fbe0
 800c8ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c8b0:	6018      	str	r0, [r3, #0]
 800c8b2:	9b03      	ldr	r3, [sp, #12]
 800c8b4:	2b0e      	cmp	r3, #14
 800c8b6:	f200 80a1 	bhi.w	800c9fc <_dtoa_r+0x444>
 800c8ba:	2c00      	cmp	r4, #0
 800c8bc:	f000 809e 	beq.w	800c9fc <_dtoa_r+0x444>
 800c8c0:	2f00      	cmp	r7, #0
 800c8c2:	dd33      	ble.n	800c92c <_dtoa_r+0x374>
 800c8c4:	4b9c      	ldr	r3, [pc, #624]	@ (800cb38 <_dtoa_r+0x580>)
 800c8c6:	f007 020f 	and.w	r2, r7, #15
 800c8ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8ce:	ed93 7b00 	vldr	d7, [r3]
 800c8d2:	05f8      	lsls	r0, r7, #23
 800c8d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c8d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c8dc:	d516      	bpl.n	800c90c <_dtoa_r+0x354>
 800c8de:	4b97      	ldr	r3, [pc, #604]	@ (800cb3c <_dtoa_r+0x584>)
 800c8e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8e8:	f7f3 ffb8 	bl	800085c <__aeabi_ddiv>
 800c8ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8f0:	f004 040f 	and.w	r4, r4, #15
 800c8f4:	2603      	movs	r6, #3
 800c8f6:	4d91      	ldr	r5, [pc, #580]	@ (800cb3c <_dtoa_r+0x584>)
 800c8f8:	b954      	cbnz	r4, 800c910 <_dtoa_r+0x358>
 800c8fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c8fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c902:	f7f3 ffab 	bl	800085c <__aeabi_ddiv>
 800c906:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c90a:	e028      	b.n	800c95e <_dtoa_r+0x3a6>
 800c90c:	2602      	movs	r6, #2
 800c90e:	e7f2      	b.n	800c8f6 <_dtoa_r+0x33e>
 800c910:	07e1      	lsls	r1, r4, #31
 800c912:	d508      	bpl.n	800c926 <_dtoa_r+0x36e>
 800c914:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c918:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c91c:	f7f3 fe74 	bl	8000608 <__aeabi_dmul>
 800c920:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c924:	3601      	adds	r6, #1
 800c926:	1064      	asrs	r4, r4, #1
 800c928:	3508      	adds	r5, #8
 800c92a:	e7e5      	b.n	800c8f8 <_dtoa_r+0x340>
 800c92c:	f000 80af 	beq.w	800ca8e <_dtoa_r+0x4d6>
 800c930:	427c      	negs	r4, r7
 800c932:	4b81      	ldr	r3, [pc, #516]	@ (800cb38 <_dtoa_r+0x580>)
 800c934:	4d81      	ldr	r5, [pc, #516]	@ (800cb3c <_dtoa_r+0x584>)
 800c936:	f004 020f 	and.w	r2, r4, #15
 800c93a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c942:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c946:	f7f3 fe5f 	bl	8000608 <__aeabi_dmul>
 800c94a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c94e:	1124      	asrs	r4, r4, #4
 800c950:	2300      	movs	r3, #0
 800c952:	2602      	movs	r6, #2
 800c954:	2c00      	cmp	r4, #0
 800c956:	f040 808f 	bne.w	800ca78 <_dtoa_r+0x4c0>
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1d3      	bne.n	800c906 <_dtoa_r+0x34e>
 800c95e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c960:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c964:	2b00      	cmp	r3, #0
 800c966:	f000 8094 	beq.w	800ca92 <_dtoa_r+0x4da>
 800c96a:	4b75      	ldr	r3, [pc, #468]	@ (800cb40 <_dtoa_r+0x588>)
 800c96c:	2200      	movs	r2, #0
 800c96e:	4620      	mov	r0, r4
 800c970:	4629      	mov	r1, r5
 800c972:	f7f4 f8bb 	bl	8000aec <__aeabi_dcmplt>
 800c976:	2800      	cmp	r0, #0
 800c978:	f000 808b 	beq.w	800ca92 <_dtoa_r+0x4da>
 800c97c:	9b03      	ldr	r3, [sp, #12]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	f000 8087 	beq.w	800ca92 <_dtoa_r+0x4da>
 800c984:	f1bb 0f00 	cmp.w	fp, #0
 800c988:	dd34      	ble.n	800c9f4 <_dtoa_r+0x43c>
 800c98a:	4620      	mov	r0, r4
 800c98c:	4b6d      	ldr	r3, [pc, #436]	@ (800cb44 <_dtoa_r+0x58c>)
 800c98e:	2200      	movs	r2, #0
 800c990:	4629      	mov	r1, r5
 800c992:	f7f3 fe39 	bl	8000608 <__aeabi_dmul>
 800c996:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c99a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c99e:	3601      	adds	r6, #1
 800c9a0:	465c      	mov	r4, fp
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f7f3 fdc6 	bl	8000534 <__aeabi_i2d>
 800c9a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9ac:	f7f3 fe2c 	bl	8000608 <__aeabi_dmul>
 800c9b0:	4b65      	ldr	r3, [pc, #404]	@ (800cb48 <_dtoa_r+0x590>)
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f7f3 fc72 	bl	800029c <__adddf3>
 800c9b8:	4605      	mov	r5, r0
 800c9ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c9be:	2c00      	cmp	r4, #0
 800c9c0:	d16a      	bne.n	800ca98 <_dtoa_r+0x4e0>
 800c9c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9c6:	4b61      	ldr	r3, [pc, #388]	@ (800cb4c <_dtoa_r+0x594>)
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	f7f3 fc65 	bl	8000298 <__aeabi_dsub>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c9d6:	462a      	mov	r2, r5
 800c9d8:	4633      	mov	r3, r6
 800c9da:	f7f4 f8a5 	bl	8000b28 <__aeabi_dcmpgt>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f040 8298 	bne.w	800cf14 <_dtoa_r+0x95c>
 800c9e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9e8:	462a      	mov	r2, r5
 800c9ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c9ee:	f7f4 f87d 	bl	8000aec <__aeabi_dcmplt>
 800c9f2:	bb38      	cbnz	r0, 800ca44 <_dtoa_r+0x48c>
 800c9f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c9f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c9fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	f2c0 8157 	blt.w	800ccb2 <_dtoa_r+0x6fa>
 800ca04:	2f0e      	cmp	r7, #14
 800ca06:	f300 8154 	bgt.w	800ccb2 <_dtoa_r+0x6fa>
 800ca0a:	4b4b      	ldr	r3, [pc, #300]	@ (800cb38 <_dtoa_r+0x580>)
 800ca0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca10:	ed93 7b00 	vldr	d7, [r3]
 800ca14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	ed8d 7b00 	vstr	d7, [sp]
 800ca1c:	f280 80e5 	bge.w	800cbea <_dtoa_r+0x632>
 800ca20:	9b03      	ldr	r3, [sp, #12]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	f300 80e1 	bgt.w	800cbea <_dtoa_r+0x632>
 800ca28:	d10c      	bne.n	800ca44 <_dtoa_r+0x48c>
 800ca2a:	4b48      	ldr	r3, [pc, #288]	@ (800cb4c <_dtoa_r+0x594>)
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	ec51 0b17 	vmov	r0, r1, d7
 800ca32:	f7f3 fde9 	bl	8000608 <__aeabi_dmul>
 800ca36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca3a:	f7f4 f86b 	bl	8000b14 <__aeabi_dcmpge>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	f000 8266 	beq.w	800cf10 <_dtoa_r+0x958>
 800ca44:	2400      	movs	r4, #0
 800ca46:	4625      	mov	r5, r4
 800ca48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca4a:	4656      	mov	r6, sl
 800ca4c:	ea6f 0803 	mvn.w	r8, r3
 800ca50:	2700      	movs	r7, #0
 800ca52:	4621      	mov	r1, r4
 800ca54:	4648      	mov	r0, r9
 800ca56:	f000 fcbf 	bl	800d3d8 <_Bfree>
 800ca5a:	2d00      	cmp	r5, #0
 800ca5c:	f000 80bd 	beq.w	800cbda <_dtoa_r+0x622>
 800ca60:	b12f      	cbz	r7, 800ca6e <_dtoa_r+0x4b6>
 800ca62:	42af      	cmp	r7, r5
 800ca64:	d003      	beq.n	800ca6e <_dtoa_r+0x4b6>
 800ca66:	4639      	mov	r1, r7
 800ca68:	4648      	mov	r0, r9
 800ca6a:	f000 fcb5 	bl	800d3d8 <_Bfree>
 800ca6e:	4629      	mov	r1, r5
 800ca70:	4648      	mov	r0, r9
 800ca72:	f000 fcb1 	bl	800d3d8 <_Bfree>
 800ca76:	e0b0      	b.n	800cbda <_dtoa_r+0x622>
 800ca78:	07e2      	lsls	r2, r4, #31
 800ca7a:	d505      	bpl.n	800ca88 <_dtoa_r+0x4d0>
 800ca7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca80:	f7f3 fdc2 	bl	8000608 <__aeabi_dmul>
 800ca84:	3601      	adds	r6, #1
 800ca86:	2301      	movs	r3, #1
 800ca88:	1064      	asrs	r4, r4, #1
 800ca8a:	3508      	adds	r5, #8
 800ca8c:	e762      	b.n	800c954 <_dtoa_r+0x39c>
 800ca8e:	2602      	movs	r6, #2
 800ca90:	e765      	b.n	800c95e <_dtoa_r+0x3a6>
 800ca92:	9c03      	ldr	r4, [sp, #12]
 800ca94:	46b8      	mov	r8, r7
 800ca96:	e784      	b.n	800c9a2 <_dtoa_r+0x3ea>
 800ca98:	4b27      	ldr	r3, [pc, #156]	@ (800cb38 <_dtoa_r+0x580>)
 800ca9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800caa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800caa4:	4454      	add	r4, sl
 800caa6:	2900      	cmp	r1, #0
 800caa8:	d054      	beq.n	800cb54 <_dtoa_r+0x59c>
 800caaa:	4929      	ldr	r1, [pc, #164]	@ (800cb50 <_dtoa_r+0x598>)
 800caac:	2000      	movs	r0, #0
 800caae:	f7f3 fed5 	bl	800085c <__aeabi_ddiv>
 800cab2:	4633      	mov	r3, r6
 800cab4:	462a      	mov	r2, r5
 800cab6:	f7f3 fbef 	bl	8000298 <__aeabi_dsub>
 800caba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cabe:	4656      	mov	r6, sl
 800cac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cac4:	f7f4 f850 	bl	8000b68 <__aeabi_d2iz>
 800cac8:	4605      	mov	r5, r0
 800caca:	f7f3 fd33 	bl	8000534 <__aeabi_i2d>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cad6:	f7f3 fbdf 	bl	8000298 <__aeabi_dsub>
 800cada:	3530      	adds	r5, #48	@ 0x30
 800cadc:	4602      	mov	r2, r0
 800cade:	460b      	mov	r3, r1
 800cae0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cae4:	f806 5b01 	strb.w	r5, [r6], #1
 800cae8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800caec:	f7f3 fffe 	bl	8000aec <__aeabi_dcmplt>
 800caf0:	2800      	cmp	r0, #0
 800caf2:	d172      	bne.n	800cbda <_dtoa_r+0x622>
 800caf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caf8:	4911      	ldr	r1, [pc, #68]	@ (800cb40 <_dtoa_r+0x588>)
 800cafa:	2000      	movs	r0, #0
 800cafc:	f7f3 fbcc 	bl	8000298 <__aeabi_dsub>
 800cb00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb04:	f7f3 fff2 	bl	8000aec <__aeabi_dcmplt>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	f040 80b4 	bne.w	800cc76 <_dtoa_r+0x6be>
 800cb0e:	42a6      	cmp	r6, r4
 800cb10:	f43f af70 	beq.w	800c9f4 <_dtoa_r+0x43c>
 800cb14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb18:	4b0a      	ldr	r3, [pc, #40]	@ (800cb44 <_dtoa_r+0x58c>)
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f7f3 fd74 	bl	8000608 <__aeabi_dmul>
 800cb20:	4b08      	ldr	r3, [pc, #32]	@ (800cb44 <_dtoa_r+0x58c>)
 800cb22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb26:	2200      	movs	r2, #0
 800cb28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb2c:	f7f3 fd6c 	bl	8000608 <__aeabi_dmul>
 800cb30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb34:	e7c4      	b.n	800cac0 <_dtoa_r+0x508>
 800cb36:	bf00      	nop
 800cb38:	0800fde0 	.word	0x0800fde0
 800cb3c:	0800fdb8 	.word	0x0800fdb8
 800cb40:	3ff00000 	.word	0x3ff00000
 800cb44:	40240000 	.word	0x40240000
 800cb48:	401c0000 	.word	0x401c0000
 800cb4c:	40140000 	.word	0x40140000
 800cb50:	3fe00000 	.word	0x3fe00000
 800cb54:	4631      	mov	r1, r6
 800cb56:	4628      	mov	r0, r5
 800cb58:	f7f3 fd56 	bl	8000608 <__aeabi_dmul>
 800cb5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb60:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cb62:	4656      	mov	r6, sl
 800cb64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb68:	f7f3 fffe 	bl	8000b68 <__aeabi_d2iz>
 800cb6c:	4605      	mov	r5, r0
 800cb6e:	f7f3 fce1 	bl	8000534 <__aeabi_i2d>
 800cb72:	4602      	mov	r2, r0
 800cb74:	460b      	mov	r3, r1
 800cb76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb7a:	f7f3 fb8d 	bl	8000298 <__aeabi_dsub>
 800cb7e:	3530      	adds	r5, #48	@ 0x30
 800cb80:	f806 5b01 	strb.w	r5, [r6], #1
 800cb84:	4602      	mov	r2, r0
 800cb86:	460b      	mov	r3, r1
 800cb88:	42a6      	cmp	r6, r4
 800cb8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb8e:	f04f 0200 	mov.w	r2, #0
 800cb92:	d124      	bne.n	800cbde <_dtoa_r+0x626>
 800cb94:	4baf      	ldr	r3, [pc, #700]	@ (800ce54 <_dtoa_r+0x89c>)
 800cb96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb9a:	f7f3 fb7f 	bl	800029c <__adddf3>
 800cb9e:	4602      	mov	r2, r0
 800cba0:	460b      	mov	r3, r1
 800cba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cba6:	f7f3 ffbf 	bl	8000b28 <__aeabi_dcmpgt>
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	d163      	bne.n	800cc76 <_dtoa_r+0x6be>
 800cbae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbb2:	49a8      	ldr	r1, [pc, #672]	@ (800ce54 <_dtoa_r+0x89c>)
 800cbb4:	2000      	movs	r0, #0
 800cbb6:	f7f3 fb6f 	bl	8000298 <__aeabi_dsub>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbc2:	f7f3 ff93 	bl	8000aec <__aeabi_dcmplt>
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	f43f af14 	beq.w	800c9f4 <_dtoa_r+0x43c>
 800cbcc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cbce:	1e73      	subs	r3, r6, #1
 800cbd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cbd2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cbd6:	2b30      	cmp	r3, #48	@ 0x30
 800cbd8:	d0f8      	beq.n	800cbcc <_dtoa_r+0x614>
 800cbda:	4647      	mov	r7, r8
 800cbdc:	e03b      	b.n	800cc56 <_dtoa_r+0x69e>
 800cbde:	4b9e      	ldr	r3, [pc, #632]	@ (800ce58 <_dtoa_r+0x8a0>)
 800cbe0:	f7f3 fd12 	bl	8000608 <__aeabi_dmul>
 800cbe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbe8:	e7bc      	b.n	800cb64 <_dtoa_r+0x5ac>
 800cbea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cbee:	4656      	mov	r6, sl
 800cbf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbf4:	4620      	mov	r0, r4
 800cbf6:	4629      	mov	r1, r5
 800cbf8:	f7f3 fe30 	bl	800085c <__aeabi_ddiv>
 800cbfc:	f7f3 ffb4 	bl	8000b68 <__aeabi_d2iz>
 800cc00:	4680      	mov	r8, r0
 800cc02:	f7f3 fc97 	bl	8000534 <__aeabi_i2d>
 800cc06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc0a:	f7f3 fcfd 	bl	8000608 <__aeabi_dmul>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	460b      	mov	r3, r1
 800cc12:	4620      	mov	r0, r4
 800cc14:	4629      	mov	r1, r5
 800cc16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc1a:	f7f3 fb3d 	bl	8000298 <__aeabi_dsub>
 800cc1e:	f806 4b01 	strb.w	r4, [r6], #1
 800cc22:	9d03      	ldr	r5, [sp, #12]
 800cc24:	eba6 040a 	sub.w	r4, r6, sl
 800cc28:	42a5      	cmp	r5, r4
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	d133      	bne.n	800cc98 <_dtoa_r+0x6e0>
 800cc30:	f7f3 fb34 	bl	800029c <__adddf3>
 800cc34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc38:	4604      	mov	r4, r0
 800cc3a:	460d      	mov	r5, r1
 800cc3c:	f7f3 ff74 	bl	8000b28 <__aeabi_dcmpgt>
 800cc40:	b9c0      	cbnz	r0, 800cc74 <_dtoa_r+0x6bc>
 800cc42:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc46:	4620      	mov	r0, r4
 800cc48:	4629      	mov	r1, r5
 800cc4a:	f7f3 ff45 	bl	8000ad8 <__aeabi_dcmpeq>
 800cc4e:	b110      	cbz	r0, 800cc56 <_dtoa_r+0x69e>
 800cc50:	f018 0f01 	tst.w	r8, #1
 800cc54:	d10e      	bne.n	800cc74 <_dtoa_r+0x6bc>
 800cc56:	9902      	ldr	r1, [sp, #8]
 800cc58:	4648      	mov	r0, r9
 800cc5a:	f000 fbbd 	bl	800d3d8 <_Bfree>
 800cc5e:	2300      	movs	r3, #0
 800cc60:	7033      	strb	r3, [r6, #0]
 800cc62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc64:	3701      	adds	r7, #1
 800cc66:	601f      	str	r7, [r3, #0]
 800cc68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	f000 824b 	beq.w	800d106 <_dtoa_r+0xb4e>
 800cc70:	601e      	str	r6, [r3, #0]
 800cc72:	e248      	b.n	800d106 <_dtoa_r+0xb4e>
 800cc74:	46b8      	mov	r8, r7
 800cc76:	4633      	mov	r3, r6
 800cc78:	461e      	mov	r6, r3
 800cc7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc7e:	2a39      	cmp	r2, #57	@ 0x39
 800cc80:	d106      	bne.n	800cc90 <_dtoa_r+0x6d8>
 800cc82:	459a      	cmp	sl, r3
 800cc84:	d1f8      	bne.n	800cc78 <_dtoa_r+0x6c0>
 800cc86:	2230      	movs	r2, #48	@ 0x30
 800cc88:	f108 0801 	add.w	r8, r8, #1
 800cc8c:	f88a 2000 	strb.w	r2, [sl]
 800cc90:	781a      	ldrb	r2, [r3, #0]
 800cc92:	3201      	adds	r2, #1
 800cc94:	701a      	strb	r2, [r3, #0]
 800cc96:	e7a0      	b.n	800cbda <_dtoa_r+0x622>
 800cc98:	4b6f      	ldr	r3, [pc, #444]	@ (800ce58 <_dtoa_r+0x8a0>)
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f7f3 fcb4 	bl	8000608 <__aeabi_dmul>
 800cca0:	2200      	movs	r2, #0
 800cca2:	2300      	movs	r3, #0
 800cca4:	4604      	mov	r4, r0
 800cca6:	460d      	mov	r5, r1
 800cca8:	f7f3 ff16 	bl	8000ad8 <__aeabi_dcmpeq>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d09f      	beq.n	800cbf0 <_dtoa_r+0x638>
 800ccb0:	e7d1      	b.n	800cc56 <_dtoa_r+0x69e>
 800ccb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccb4:	2a00      	cmp	r2, #0
 800ccb6:	f000 80ea 	beq.w	800ce8e <_dtoa_r+0x8d6>
 800ccba:	9a07      	ldr	r2, [sp, #28]
 800ccbc:	2a01      	cmp	r2, #1
 800ccbe:	f300 80cd 	bgt.w	800ce5c <_dtoa_r+0x8a4>
 800ccc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	f000 80c1 	beq.w	800ce4c <_dtoa_r+0x894>
 800ccca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ccce:	9c08      	ldr	r4, [sp, #32]
 800ccd0:	9e00      	ldr	r6, [sp, #0]
 800ccd2:	9a00      	ldr	r2, [sp, #0]
 800ccd4:	441a      	add	r2, r3
 800ccd6:	9200      	str	r2, [sp, #0]
 800ccd8:	9a06      	ldr	r2, [sp, #24]
 800ccda:	2101      	movs	r1, #1
 800ccdc:	441a      	add	r2, r3
 800ccde:	4648      	mov	r0, r9
 800cce0:	9206      	str	r2, [sp, #24]
 800cce2:	f000 fc77 	bl	800d5d4 <__i2b>
 800cce6:	4605      	mov	r5, r0
 800cce8:	b166      	cbz	r6, 800cd04 <_dtoa_r+0x74c>
 800ccea:	9b06      	ldr	r3, [sp, #24]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	dd09      	ble.n	800cd04 <_dtoa_r+0x74c>
 800ccf0:	42b3      	cmp	r3, r6
 800ccf2:	9a00      	ldr	r2, [sp, #0]
 800ccf4:	bfa8      	it	ge
 800ccf6:	4633      	movge	r3, r6
 800ccf8:	1ad2      	subs	r2, r2, r3
 800ccfa:	9200      	str	r2, [sp, #0]
 800ccfc:	9a06      	ldr	r2, [sp, #24]
 800ccfe:	1af6      	subs	r6, r6, r3
 800cd00:	1ad3      	subs	r3, r2, r3
 800cd02:	9306      	str	r3, [sp, #24]
 800cd04:	9b08      	ldr	r3, [sp, #32]
 800cd06:	b30b      	cbz	r3, 800cd4c <_dtoa_r+0x794>
 800cd08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	f000 80c6 	beq.w	800ce9c <_dtoa_r+0x8e4>
 800cd10:	2c00      	cmp	r4, #0
 800cd12:	f000 80c0 	beq.w	800ce96 <_dtoa_r+0x8de>
 800cd16:	4629      	mov	r1, r5
 800cd18:	4622      	mov	r2, r4
 800cd1a:	4648      	mov	r0, r9
 800cd1c:	f000 fd12 	bl	800d744 <__pow5mult>
 800cd20:	9a02      	ldr	r2, [sp, #8]
 800cd22:	4601      	mov	r1, r0
 800cd24:	4605      	mov	r5, r0
 800cd26:	4648      	mov	r0, r9
 800cd28:	f000 fc6a 	bl	800d600 <__multiply>
 800cd2c:	9902      	ldr	r1, [sp, #8]
 800cd2e:	4680      	mov	r8, r0
 800cd30:	4648      	mov	r0, r9
 800cd32:	f000 fb51 	bl	800d3d8 <_Bfree>
 800cd36:	9b08      	ldr	r3, [sp, #32]
 800cd38:	1b1b      	subs	r3, r3, r4
 800cd3a:	9308      	str	r3, [sp, #32]
 800cd3c:	f000 80b1 	beq.w	800cea2 <_dtoa_r+0x8ea>
 800cd40:	9a08      	ldr	r2, [sp, #32]
 800cd42:	4641      	mov	r1, r8
 800cd44:	4648      	mov	r0, r9
 800cd46:	f000 fcfd 	bl	800d744 <__pow5mult>
 800cd4a:	9002      	str	r0, [sp, #8]
 800cd4c:	2101      	movs	r1, #1
 800cd4e:	4648      	mov	r0, r9
 800cd50:	f000 fc40 	bl	800d5d4 <__i2b>
 800cd54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd56:	4604      	mov	r4, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	f000 81d8 	beq.w	800d10e <_dtoa_r+0xb56>
 800cd5e:	461a      	mov	r2, r3
 800cd60:	4601      	mov	r1, r0
 800cd62:	4648      	mov	r0, r9
 800cd64:	f000 fcee 	bl	800d744 <__pow5mult>
 800cd68:	9b07      	ldr	r3, [sp, #28]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	4604      	mov	r4, r0
 800cd6e:	f300 809f 	bgt.w	800ceb0 <_dtoa_r+0x8f8>
 800cd72:	9b04      	ldr	r3, [sp, #16]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	f040 8097 	bne.w	800cea8 <_dtoa_r+0x8f0>
 800cd7a:	9b05      	ldr	r3, [sp, #20]
 800cd7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	f040 8093 	bne.w	800ceac <_dtoa_r+0x8f4>
 800cd86:	9b05      	ldr	r3, [sp, #20]
 800cd88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cd8c:	0d1b      	lsrs	r3, r3, #20
 800cd8e:	051b      	lsls	r3, r3, #20
 800cd90:	b133      	cbz	r3, 800cda0 <_dtoa_r+0x7e8>
 800cd92:	9b00      	ldr	r3, [sp, #0]
 800cd94:	3301      	adds	r3, #1
 800cd96:	9300      	str	r3, [sp, #0]
 800cd98:	9b06      	ldr	r3, [sp, #24]
 800cd9a:	3301      	adds	r3, #1
 800cd9c:	9306      	str	r3, [sp, #24]
 800cd9e:	2301      	movs	r3, #1
 800cda0:	9308      	str	r3, [sp, #32]
 800cda2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	f000 81b8 	beq.w	800d11a <_dtoa_r+0xb62>
 800cdaa:	6923      	ldr	r3, [r4, #16]
 800cdac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cdb0:	6918      	ldr	r0, [r3, #16]
 800cdb2:	f000 fbc3 	bl	800d53c <__hi0bits>
 800cdb6:	f1c0 0020 	rsb	r0, r0, #32
 800cdba:	9b06      	ldr	r3, [sp, #24]
 800cdbc:	4418      	add	r0, r3
 800cdbe:	f010 001f 	ands.w	r0, r0, #31
 800cdc2:	f000 8082 	beq.w	800ceca <_dtoa_r+0x912>
 800cdc6:	f1c0 0320 	rsb	r3, r0, #32
 800cdca:	2b04      	cmp	r3, #4
 800cdcc:	dd73      	ble.n	800ceb6 <_dtoa_r+0x8fe>
 800cdce:	9b00      	ldr	r3, [sp, #0]
 800cdd0:	f1c0 001c 	rsb	r0, r0, #28
 800cdd4:	4403      	add	r3, r0
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	9b06      	ldr	r3, [sp, #24]
 800cdda:	4403      	add	r3, r0
 800cddc:	4406      	add	r6, r0
 800cdde:	9306      	str	r3, [sp, #24]
 800cde0:	9b00      	ldr	r3, [sp, #0]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	dd05      	ble.n	800cdf2 <_dtoa_r+0x83a>
 800cde6:	9902      	ldr	r1, [sp, #8]
 800cde8:	461a      	mov	r2, r3
 800cdea:	4648      	mov	r0, r9
 800cdec:	f000 fd04 	bl	800d7f8 <__lshift>
 800cdf0:	9002      	str	r0, [sp, #8]
 800cdf2:	9b06      	ldr	r3, [sp, #24]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	dd05      	ble.n	800ce04 <_dtoa_r+0x84c>
 800cdf8:	4621      	mov	r1, r4
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	4648      	mov	r0, r9
 800cdfe:	f000 fcfb 	bl	800d7f8 <__lshift>
 800ce02:	4604      	mov	r4, r0
 800ce04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d061      	beq.n	800cece <_dtoa_r+0x916>
 800ce0a:	9802      	ldr	r0, [sp, #8]
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	f000 fd5f 	bl	800d8d0 <__mcmp>
 800ce12:	2800      	cmp	r0, #0
 800ce14:	da5b      	bge.n	800cece <_dtoa_r+0x916>
 800ce16:	2300      	movs	r3, #0
 800ce18:	9902      	ldr	r1, [sp, #8]
 800ce1a:	220a      	movs	r2, #10
 800ce1c:	4648      	mov	r0, r9
 800ce1e:	f000 fafd 	bl	800d41c <__multadd>
 800ce22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce24:	9002      	str	r0, [sp, #8]
 800ce26:	f107 38ff 	add.w	r8, r7, #4294967295
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	f000 8177 	beq.w	800d11e <_dtoa_r+0xb66>
 800ce30:	4629      	mov	r1, r5
 800ce32:	2300      	movs	r3, #0
 800ce34:	220a      	movs	r2, #10
 800ce36:	4648      	mov	r0, r9
 800ce38:	f000 faf0 	bl	800d41c <__multadd>
 800ce3c:	f1bb 0f00 	cmp.w	fp, #0
 800ce40:	4605      	mov	r5, r0
 800ce42:	dc6f      	bgt.n	800cf24 <_dtoa_r+0x96c>
 800ce44:	9b07      	ldr	r3, [sp, #28]
 800ce46:	2b02      	cmp	r3, #2
 800ce48:	dc49      	bgt.n	800cede <_dtoa_r+0x926>
 800ce4a:	e06b      	b.n	800cf24 <_dtoa_r+0x96c>
 800ce4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ce4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ce52:	e73c      	b.n	800ccce <_dtoa_r+0x716>
 800ce54:	3fe00000 	.word	0x3fe00000
 800ce58:	40240000 	.word	0x40240000
 800ce5c:	9b03      	ldr	r3, [sp, #12]
 800ce5e:	1e5c      	subs	r4, r3, #1
 800ce60:	9b08      	ldr	r3, [sp, #32]
 800ce62:	42a3      	cmp	r3, r4
 800ce64:	db09      	blt.n	800ce7a <_dtoa_r+0x8c2>
 800ce66:	1b1c      	subs	r4, r3, r4
 800ce68:	9b03      	ldr	r3, [sp, #12]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	f6bf af30 	bge.w	800ccd0 <_dtoa_r+0x718>
 800ce70:	9b00      	ldr	r3, [sp, #0]
 800ce72:	9a03      	ldr	r2, [sp, #12]
 800ce74:	1a9e      	subs	r6, r3, r2
 800ce76:	2300      	movs	r3, #0
 800ce78:	e72b      	b.n	800ccd2 <_dtoa_r+0x71a>
 800ce7a:	9b08      	ldr	r3, [sp, #32]
 800ce7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce7e:	9408      	str	r4, [sp, #32]
 800ce80:	1ae3      	subs	r3, r4, r3
 800ce82:	441a      	add	r2, r3
 800ce84:	9e00      	ldr	r6, [sp, #0]
 800ce86:	9b03      	ldr	r3, [sp, #12]
 800ce88:	920d      	str	r2, [sp, #52]	@ 0x34
 800ce8a:	2400      	movs	r4, #0
 800ce8c:	e721      	b.n	800ccd2 <_dtoa_r+0x71a>
 800ce8e:	9c08      	ldr	r4, [sp, #32]
 800ce90:	9e00      	ldr	r6, [sp, #0]
 800ce92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ce94:	e728      	b.n	800cce8 <_dtoa_r+0x730>
 800ce96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ce9a:	e751      	b.n	800cd40 <_dtoa_r+0x788>
 800ce9c:	9a08      	ldr	r2, [sp, #32]
 800ce9e:	9902      	ldr	r1, [sp, #8]
 800cea0:	e750      	b.n	800cd44 <_dtoa_r+0x78c>
 800cea2:	f8cd 8008 	str.w	r8, [sp, #8]
 800cea6:	e751      	b.n	800cd4c <_dtoa_r+0x794>
 800cea8:	2300      	movs	r3, #0
 800ceaa:	e779      	b.n	800cda0 <_dtoa_r+0x7e8>
 800ceac:	9b04      	ldr	r3, [sp, #16]
 800ceae:	e777      	b.n	800cda0 <_dtoa_r+0x7e8>
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	9308      	str	r3, [sp, #32]
 800ceb4:	e779      	b.n	800cdaa <_dtoa_r+0x7f2>
 800ceb6:	d093      	beq.n	800cde0 <_dtoa_r+0x828>
 800ceb8:	9a00      	ldr	r2, [sp, #0]
 800ceba:	331c      	adds	r3, #28
 800cebc:	441a      	add	r2, r3
 800cebe:	9200      	str	r2, [sp, #0]
 800cec0:	9a06      	ldr	r2, [sp, #24]
 800cec2:	441a      	add	r2, r3
 800cec4:	441e      	add	r6, r3
 800cec6:	9206      	str	r2, [sp, #24]
 800cec8:	e78a      	b.n	800cde0 <_dtoa_r+0x828>
 800ceca:	4603      	mov	r3, r0
 800cecc:	e7f4      	b.n	800ceb8 <_dtoa_r+0x900>
 800cece:	9b03      	ldr	r3, [sp, #12]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	46b8      	mov	r8, r7
 800ced4:	dc20      	bgt.n	800cf18 <_dtoa_r+0x960>
 800ced6:	469b      	mov	fp, r3
 800ced8:	9b07      	ldr	r3, [sp, #28]
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	dd1e      	ble.n	800cf1c <_dtoa_r+0x964>
 800cede:	f1bb 0f00 	cmp.w	fp, #0
 800cee2:	f47f adb1 	bne.w	800ca48 <_dtoa_r+0x490>
 800cee6:	4621      	mov	r1, r4
 800cee8:	465b      	mov	r3, fp
 800ceea:	2205      	movs	r2, #5
 800ceec:	4648      	mov	r0, r9
 800ceee:	f000 fa95 	bl	800d41c <__multadd>
 800cef2:	4601      	mov	r1, r0
 800cef4:	4604      	mov	r4, r0
 800cef6:	9802      	ldr	r0, [sp, #8]
 800cef8:	f000 fcea 	bl	800d8d0 <__mcmp>
 800cefc:	2800      	cmp	r0, #0
 800cefe:	f77f ada3 	ble.w	800ca48 <_dtoa_r+0x490>
 800cf02:	4656      	mov	r6, sl
 800cf04:	2331      	movs	r3, #49	@ 0x31
 800cf06:	f806 3b01 	strb.w	r3, [r6], #1
 800cf0a:	f108 0801 	add.w	r8, r8, #1
 800cf0e:	e59f      	b.n	800ca50 <_dtoa_r+0x498>
 800cf10:	9c03      	ldr	r4, [sp, #12]
 800cf12:	46b8      	mov	r8, r7
 800cf14:	4625      	mov	r5, r4
 800cf16:	e7f4      	b.n	800cf02 <_dtoa_r+0x94a>
 800cf18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cf1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	f000 8101 	beq.w	800d126 <_dtoa_r+0xb6e>
 800cf24:	2e00      	cmp	r6, #0
 800cf26:	dd05      	ble.n	800cf34 <_dtoa_r+0x97c>
 800cf28:	4629      	mov	r1, r5
 800cf2a:	4632      	mov	r2, r6
 800cf2c:	4648      	mov	r0, r9
 800cf2e:	f000 fc63 	bl	800d7f8 <__lshift>
 800cf32:	4605      	mov	r5, r0
 800cf34:	9b08      	ldr	r3, [sp, #32]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d05c      	beq.n	800cff4 <_dtoa_r+0xa3c>
 800cf3a:	6869      	ldr	r1, [r5, #4]
 800cf3c:	4648      	mov	r0, r9
 800cf3e:	f000 fa0b 	bl	800d358 <_Balloc>
 800cf42:	4606      	mov	r6, r0
 800cf44:	b928      	cbnz	r0, 800cf52 <_dtoa_r+0x99a>
 800cf46:	4b82      	ldr	r3, [pc, #520]	@ (800d150 <_dtoa_r+0xb98>)
 800cf48:	4602      	mov	r2, r0
 800cf4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cf4e:	f7ff bb4a 	b.w	800c5e6 <_dtoa_r+0x2e>
 800cf52:	692a      	ldr	r2, [r5, #16]
 800cf54:	3202      	adds	r2, #2
 800cf56:	0092      	lsls	r2, r2, #2
 800cf58:	f105 010c 	add.w	r1, r5, #12
 800cf5c:	300c      	adds	r0, #12
 800cf5e:	f001 ff69 	bl	800ee34 <memcpy>
 800cf62:	2201      	movs	r2, #1
 800cf64:	4631      	mov	r1, r6
 800cf66:	4648      	mov	r0, r9
 800cf68:	f000 fc46 	bl	800d7f8 <__lshift>
 800cf6c:	f10a 0301 	add.w	r3, sl, #1
 800cf70:	9300      	str	r3, [sp, #0]
 800cf72:	eb0a 030b 	add.w	r3, sl, fp
 800cf76:	9308      	str	r3, [sp, #32]
 800cf78:	9b04      	ldr	r3, [sp, #16]
 800cf7a:	f003 0301 	and.w	r3, r3, #1
 800cf7e:	462f      	mov	r7, r5
 800cf80:	9306      	str	r3, [sp, #24]
 800cf82:	4605      	mov	r5, r0
 800cf84:	9b00      	ldr	r3, [sp, #0]
 800cf86:	9802      	ldr	r0, [sp, #8]
 800cf88:	4621      	mov	r1, r4
 800cf8a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cf8e:	f7ff fa89 	bl	800c4a4 <quorem>
 800cf92:	4603      	mov	r3, r0
 800cf94:	3330      	adds	r3, #48	@ 0x30
 800cf96:	9003      	str	r0, [sp, #12]
 800cf98:	4639      	mov	r1, r7
 800cf9a:	9802      	ldr	r0, [sp, #8]
 800cf9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf9e:	f000 fc97 	bl	800d8d0 <__mcmp>
 800cfa2:	462a      	mov	r2, r5
 800cfa4:	9004      	str	r0, [sp, #16]
 800cfa6:	4621      	mov	r1, r4
 800cfa8:	4648      	mov	r0, r9
 800cfaa:	f000 fcad 	bl	800d908 <__mdiff>
 800cfae:	68c2      	ldr	r2, [r0, #12]
 800cfb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb2:	4606      	mov	r6, r0
 800cfb4:	bb02      	cbnz	r2, 800cff8 <_dtoa_r+0xa40>
 800cfb6:	4601      	mov	r1, r0
 800cfb8:	9802      	ldr	r0, [sp, #8]
 800cfba:	f000 fc89 	bl	800d8d0 <__mcmp>
 800cfbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	4631      	mov	r1, r6
 800cfc4:	4648      	mov	r0, r9
 800cfc6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cfc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfca:	f000 fa05 	bl	800d3d8 <_Bfree>
 800cfce:	9b07      	ldr	r3, [sp, #28]
 800cfd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cfd2:	9e00      	ldr	r6, [sp, #0]
 800cfd4:	ea42 0103 	orr.w	r1, r2, r3
 800cfd8:	9b06      	ldr	r3, [sp, #24]
 800cfda:	4319      	orrs	r1, r3
 800cfdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfde:	d10d      	bne.n	800cffc <_dtoa_r+0xa44>
 800cfe0:	2b39      	cmp	r3, #57	@ 0x39
 800cfe2:	d027      	beq.n	800d034 <_dtoa_r+0xa7c>
 800cfe4:	9a04      	ldr	r2, [sp, #16]
 800cfe6:	2a00      	cmp	r2, #0
 800cfe8:	dd01      	ble.n	800cfee <_dtoa_r+0xa36>
 800cfea:	9b03      	ldr	r3, [sp, #12]
 800cfec:	3331      	adds	r3, #49	@ 0x31
 800cfee:	f88b 3000 	strb.w	r3, [fp]
 800cff2:	e52e      	b.n	800ca52 <_dtoa_r+0x49a>
 800cff4:	4628      	mov	r0, r5
 800cff6:	e7b9      	b.n	800cf6c <_dtoa_r+0x9b4>
 800cff8:	2201      	movs	r2, #1
 800cffa:	e7e2      	b.n	800cfc2 <_dtoa_r+0xa0a>
 800cffc:	9904      	ldr	r1, [sp, #16]
 800cffe:	2900      	cmp	r1, #0
 800d000:	db04      	blt.n	800d00c <_dtoa_r+0xa54>
 800d002:	9807      	ldr	r0, [sp, #28]
 800d004:	4301      	orrs	r1, r0
 800d006:	9806      	ldr	r0, [sp, #24]
 800d008:	4301      	orrs	r1, r0
 800d00a:	d120      	bne.n	800d04e <_dtoa_r+0xa96>
 800d00c:	2a00      	cmp	r2, #0
 800d00e:	ddee      	ble.n	800cfee <_dtoa_r+0xa36>
 800d010:	9902      	ldr	r1, [sp, #8]
 800d012:	9300      	str	r3, [sp, #0]
 800d014:	2201      	movs	r2, #1
 800d016:	4648      	mov	r0, r9
 800d018:	f000 fbee 	bl	800d7f8 <__lshift>
 800d01c:	4621      	mov	r1, r4
 800d01e:	9002      	str	r0, [sp, #8]
 800d020:	f000 fc56 	bl	800d8d0 <__mcmp>
 800d024:	2800      	cmp	r0, #0
 800d026:	9b00      	ldr	r3, [sp, #0]
 800d028:	dc02      	bgt.n	800d030 <_dtoa_r+0xa78>
 800d02a:	d1e0      	bne.n	800cfee <_dtoa_r+0xa36>
 800d02c:	07da      	lsls	r2, r3, #31
 800d02e:	d5de      	bpl.n	800cfee <_dtoa_r+0xa36>
 800d030:	2b39      	cmp	r3, #57	@ 0x39
 800d032:	d1da      	bne.n	800cfea <_dtoa_r+0xa32>
 800d034:	2339      	movs	r3, #57	@ 0x39
 800d036:	f88b 3000 	strb.w	r3, [fp]
 800d03a:	4633      	mov	r3, r6
 800d03c:	461e      	mov	r6, r3
 800d03e:	3b01      	subs	r3, #1
 800d040:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d044:	2a39      	cmp	r2, #57	@ 0x39
 800d046:	d04e      	beq.n	800d0e6 <_dtoa_r+0xb2e>
 800d048:	3201      	adds	r2, #1
 800d04a:	701a      	strb	r2, [r3, #0]
 800d04c:	e501      	b.n	800ca52 <_dtoa_r+0x49a>
 800d04e:	2a00      	cmp	r2, #0
 800d050:	dd03      	ble.n	800d05a <_dtoa_r+0xaa2>
 800d052:	2b39      	cmp	r3, #57	@ 0x39
 800d054:	d0ee      	beq.n	800d034 <_dtoa_r+0xa7c>
 800d056:	3301      	adds	r3, #1
 800d058:	e7c9      	b.n	800cfee <_dtoa_r+0xa36>
 800d05a:	9a00      	ldr	r2, [sp, #0]
 800d05c:	9908      	ldr	r1, [sp, #32]
 800d05e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d062:	428a      	cmp	r2, r1
 800d064:	d028      	beq.n	800d0b8 <_dtoa_r+0xb00>
 800d066:	9902      	ldr	r1, [sp, #8]
 800d068:	2300      	movs	r3, #0
 800d06a:	220a      	movs	r2, #10
 800d06c:	4648      	mov	r0, r9
 800d06e:	f000 f9d5 	bl	800d41c <__multadd>
 800d072:	42af      	cmp	r7, r5
 800d074:	9002      	str	r0, [sp, #8]
 800d076:	f04f 0300 	mov.w	r3, #0
 800d07a:	f04f 020a 	mov.w	r2, #10
 800d07e:	4639      	mov	r1, r7
 800d080:	4648      	mov	r0, r9
 800d082:	d107      	bne.n	800d094 <_dtoa_r+0xadc>
 800d084:	f000 f9ca 	bl	800d41c <__multadd>
 800d088:	4607      	mov	r7, r0
 800d08a:	4605      	mov	r5, r0
 800d08c:	9b00      	ldr	r3, [sp, #0]
 800d08e:	3301      	adds	r3, #1
 800d090:	9300      	str	r3, [sp, #0]
 800d092:	e777      	b.n	800cf84 <_dtoa_r+0x9cc>
 800d094:	f000 f9c2 	bl	800d41c <__multadd>
 800d098:	4629      	mov	r1, r5
 800d09a:	4607      	mov	r7, r0
 800d09c:	2300      	movs	r3, #0
 800d09e:	220a      	movs	r2, #10
 800d0a0:	4648      	mov	r0, r9
 800d0a2:	f000 f9bb 	bl	800d41c <__multadd>
 800d0a6:	4605      	mov	r5, r0
 800d0a8:	e7f0      	b.n	800d08c <_dtoa_r+0xad4>
 800d0aa:	f1bb 0f00 	cmp.w	fp, #0
 800d0ae:	bfcc      	ite	gt
 800d0b0:	465e      	movgt	r6, fp
 800d0b2:	2601      	movle	r6, #1
 800d0b4:	4456      	add	r6, sl
 800d0b6:	2700      	movs	r7, #0
 800d0b8:	9902      	ldr	r1, [sp, #8]
 800d0ba:	9300      	str	r3, [sp, #0]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	4648      	mov	r0, r9
 800d0c0:	f000 fb9a 	bl	800d7f8 <__lshift>
 800d0c4:	4621      	mov	r1, r4
 800d0c6:	9002      	str	r0, [sp, #8]
 800d0c8:	f000 fc02 	bl	800d8d0 <__mcmp>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	dcb4      	bgt.n	800d03a <_dtoa_r+0xa82>
 800d0d0:	d102      	bne.n	800d0d8 <_dtoa_r+0xb20>
 800d0d2:	9b00      	ldr	r3, [sp, #0]
 800d0d4:	07db      	lsls	r3, r3, #31
 800d0d6:	d4b0      	bmi.n	800d03a <_dtoa_r+0xa82>
 800d0d8:	4633      	mov	r3, r6
 800d0da:	461e      	mov	r6, r3
 800d0dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0e0:	2a30      	cmp	r2, #48	@ 0x30
 800d0e2:	d0fa      	beq.n	800d0da <_dtoa_r+0xb22>
 800d0e4:	e4b5      	b.n	800ca52 <_dtoa_r+0x49a>
 800d0e6:	459a      	cmp	sl, r3
 800d0e8:	d1a8      	bne.n	800d03c <_dtoa_r+0xa84>
 800d0ea:	2331      	movs	r3, #49	@ 0x31
 800d0ec:	f108 0801 	add.w	r8, r8, #1
 800d0f0:	f88a 3000 	strb.w	r3, [sl]
 800d0f4:	e4ad      	b.n	800ca52 <_dtoa_r+0x49a>
 800d0f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d0f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d154 <_dtoa_r+0xb9c>
 800d0fc:	b11b      	cbz	r3, 800d106 <_dtoa_r+0xb4e>
 800d0fe:	f10a 0308 	add.w	r3, sl, #8
 800d102:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d104:	6013      	str	r3, [r2, #0]
 800d106:	4650      	mov	r0, sl
 800d108:	b017      	add	sp, #92	@ 0x5c
 800d10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d10e:	9b07      	ldr	r3, [sp, #28]
 800d110:	2b01      	cmp	r3, #1
 800d112:	f77f ae2e 	ble.w	800cd72 <_dtoa_r+0x7ba>
 800d116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d118:	9308      	str	r3, [sp, #32]
 800d11a:	2001      	movs	r0, #1
 800d11c:	e64d      	b.n	800cdba <_dtoa_r+0x802>
 800d11e:	f1bb 0f00 	cmp.w	fp, #0
 800d122:	f77f aed9 	ble.w	800ced8 <_dtoa_r+0x920>
 800d126:	4656      	mov	r6, sl
 800d128:	9802      	ldr	r0, [sp, #8]
 800d12a:	4621      	mov	r1, r4
 800d12c:	f7ff f9ba 	bl	800c4a4 <quorem>
 800d130:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d134:	f806 3b01 	strb.w	r3, [r6], #1
 800d138:	eba6 020a 	sub.w	r2, r6, sl
 800d13c:	4593      	cmp	fp, r2
 800d13e:	ddb4      	ble.n	800d0aa <_dtoa_r+0xaf2>
 800d140:	9902      	ldr	r1, [sp, #8]
 800d142:	2300      	movs	r3, #0
 800d144:	220a      	movs	r2, #10
 800d146:	4648      	mov	r0, r9
 800d148:	f000 f968 	bl	800d41c <__multadd>
 800d14c:	9002      	str	r0, [sp, #8]
 800d14e:	e7eb      	b.n	800d128 <_dtoa_r+0xb70>
 800d150:	0800fc85 	.word	0x0800fc85
 800d154:	0800fc09 	.word	0x0800fc09

0800d158 <_free_r>:
 800d158:	b538      	push	{r3, r4, r5, lr}
 800d15a:	4605      	mov	r5, r0
 800d15c:	2900      	cmp	r1, #0
 800d15e:	d041      	beq.n	800d1e4 <_free_r+0x8c>
 800d160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d164:	1f0c      	subs	r4, r1, #4
 800d166:	2b00      	cmp	r3, #0
 800d168:	bfb8      	it	lt
 800d16a:	18e4      	addlt	r4, r4, r3
 800d16c:	f000 f8e8 	bl	800d340 <__malloc_lock>
 800d170:	4a1d      	ldr	r2, [pc, #116]	@ (800d1e8 <_free_r+0x90>)
 800d172:	6813      	ldr	r3, [r2, #0]
 800d174:	b933      	cbnz	r3, 800d184 <_free_r+0x2c>
 800d176:	6063      	str	r3, [r4, #4]
 800d178:	6014      	str	r4, [r2, #0]
 800d17a:	4628      	mov	r0, r5
 800d17c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d180:	f000 b8e4 	b.w	800d34c <__malloc_unlock>
 800d184:	42a3      	cmp	r3, r4
 800d186:	d908      	bls.n	800d19a <_free_r+0x42>
 800d188:	6820      	ldr	r0, [r4, #0]
 800d18a:	1821      	adds	r1, r4, r0
 800d18c:	428b      	cmp	r3, r1
 800d18e:	bf01      	itttt	eq
 800d190:	6819      	ldreq	r1, [r3, #0]
 800d192:	685b      	ldreq	r3, [r3, #4]
 800d194:	1809      	addeq	r1, r1, r0
 800d196:	6021      	streq	r1, [r4, #0]
 800d198:	e7ed      	b.n	800d176 <_free_r+0x1e>
 800d19a:	461a      	mov	r2, r3
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	b10b      	cbz	r3, 800d1a4 <_free_r+0x4c>
 800d1a0:	42a3      	cmp	r3, r4
 800d1a2:	d9fa      	bls.n	800d19a <_free_r+0x42>
 800d1a4:	6811      	ldr	r1, [r2, #0]
 800d1a6:	1850      	adds	r0, r2, r1
 800d1a8:	42a0      	cmp	r0, r4
 800d1aa:	d10b      	bne.n	800d1c4 <_free_r+0x6c>
 800d1ac:	6820      	ldr	r0, [r4, #0]
 800d1ae:	4401      	add	r1, r0
 800d1b0:	1850      	adds	r0, r2, r1
 800d1b2:	4283      	cmp	r3, r0
 800d1b4:	6011      	str	r1, [r2, #0]
 800d1b6:	d1e0      	bne.n	800d17a <_free_r+0x22>
 800d1b8:	6818      	ldr	r0, [r3, #0]
 800d1ba:	685b      	ldr	r3, [r3, #4]
 800d1bc:	6053      	str	r3, [r2, #4]
 800d1be:	4408      	add	r0, r1
 800d1c0:	6010      	str	r0, [r2, #0]
 800d1c2:	e7da      	b.n	800d17a <_free_r+0x22>
 800d1c4:	d902      	bls.n	800d1cc <_free_r+0x74>
 800d1c6:	230c      	movs	r3, #12
 800d1c8:	602b      	str	r3, [r5, #0]
 800d1ca:	e7d6      	b.n	800d17a <_free_r+0x22>
 800d1cc:	6820      	ldr	r0, [r4, #0]
 800d1ce:	1821      	adds	r1, r4, r0
 800d1d0:	428b      	cmp	r3, r1
 800d1d2:	bf04      	itt	eq
 800d1d4:	6819      	ldreq	r1, [r3, #0]
 800d1d6:	685b      	ldreq	r3, [r3, #4]
 800d1d8:	6063      	str	r3, [r4, #4]
 800d1da:	bf04      	itt	eq
 800d1dc:	1809      	addeq	r1, r1, r0
 800d1de:	6021      	streq	r1, [r4, #0]
 800d1e0:	6054      	str	r4, [r2, #4]
 800d1e2:	e7ca      	b.n	800d17a <_free_r+0x22>
 800d1e4:	bd38      	pop	{r3, r4, r5, pc}
 800d1e6:	bf00      	nop
 800d1e8:	20000f5c 	.word	0x20000f5c

0800d1ec <malloc>:
 800d1ec:	4b02      	ldr	r3, [pc, #8]	@ (800d1f8 <malloc+0xc>)
 800d1ee:	4601      	mov	r1, r0
 800d1f0:	6818      	ldr	r0, [r3, #0]
 800d1f2:	f000 b825 	b.w	800d240 <_malloc_r>
 800d1f6:	bf00      	nop
 800d1f8:	2000012c 	.word	0x2000012c

0800d1fc <sbrk_aligned>:
 800d1fc:	b570      	push	{r4, r5, r6, lr}
 800d1fe:	4e0f      	ldr	r6, [pc, #60]	@ (800d23c <sbrk_aligned+0x40>)
 800d200:	460c      	mov	r4, r1
 800d202:	6831      	ldr	r1, [r6, #0]
 800d204:	4605      	mov	r5, r0
 800d206:	b911      	cbnz	r1, 800d20e <sbrk_aligned+0x12>
 800d208:	f001 fe04 	bl	800ee14 <_sbrk_r>
 800d20c:	6030      	str	r0, [r6, #0]
 800d20e:	4621      	mov	r1, r4
 800d210:	4628      	mov	r0, r5
 800d212:	f001 fdff 	bl	800ee14 <_sbrk_r>
 800d216:	1c43      	adds	r3, r0, #1
 800d218:	d103      	bne.n	800d222 <sbrk_aligned+0x26>
 800d21a:	f04f 34ff 	mov.w	r4, #4294967295
 800d21e:	4620      	mov	r0, r4
 800d220:	bd70      	pop	{r4, r5, r6, pc}
 800d222:	1cc4      	adds	r4, r0, #3
 800d224:	f024 0403 	bic.w	r4, r4, #3
 800d228:	42a0      	cmp	r0, r4
 800d22a:	d0f8      	beq.n	800d21e <sbrk_aligned+0x22>
 800d22c:	1a21      	subs	r1, r4, r0
 800d22e:	4628      	mov	r0, r5
 800d230:	f001 fdf0 	bl	800ee14 <_sbrk_r>
 800d234:	3001      	adds	r0, #1
 800d236:	d1f2      	bne.n	800d21e <sbrk_aligned+0x22>
 800d238:	e7ef      	b.n	800d21a <sbrk_aligned+0x1e>
 800d23a:	bf00      	nop
 800d23c:	20000f58 	.word	0x20000f58

0800d240 <_malloc_r>:
 800d240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d244:	1ccd      	adds	r5, r1, #3
 800d246:	f025 0503 	bic.w	r5, r5, #3
 800d24a:	3508      	adds	r5, #8
 800d24c:	2d0c      	cmp	r5, #12
 800d24e:	bf38      	it	cc
 800d250:	250c      	movcc	r5, #12
 800d252:	2d00      	cmp	r5, #0
 800d254:	4606      	mov	r6, r0
 800d256:	db01      	blt.n	800d25c <_malloc_r+0x1c>
 800d258:	42a9      	cmp	r1, r5
 800d25a:	d904      	bls.n	800d266 <_malloc_r+0x26>
 800d25c:	230c      	movs	r3, #12
 800d25e:	6033      	str	r3, [r6, #0]
 800d260:	2000      	movs	r0, #0
 800d262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d266:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d33c <_malloc_r+0xfc>
 800d26a:	f000 f869 	bl	800d340 <__malloc_lock>
 800d26e:	f8d8 3000 	ldr.w	r3, [r8]
 800d272:	461c      	mov	r4, r3
 800d274:	bb44      	cbnz	r4, 800d2c8 <_malloc_r+0x88>
 800d276:	4629      	mov	r1, r5
 800d278:	4630      	mov	r0, r6
 800d27a:	f7ff ffbf 	bl	800d1fc <sbrk_aligned>
 800d27e:	1c43      	adds	r3, r0, #1
 800d280:	4604      	mov	r4, r0
 800d282:	d158      	bne.n	800d336 <_malloc_r+0xf6>
 800d284:	f8d8 4000 	ldr.w	r4, [r8]
 800d288:	4627      	mov	r7, r4
 800d28a:	2f00      	cmp	r7, #0
 800d28c:	d143      	bne.n	800d316 <_malloc_r+0xd6>
 800d28e:	2c00      	cmp	r4, #0
 800d290:	d04b      	beq.n	800d32a <_malloc_r+0xea>
 800d292:	6823      	ldr	r3, [r4, #0]
 800d294:	4639      	mov	r1, r7
 800d296:	4630      	mov	r0, r6
 800d298:	eb04 0903 	add.w	r9, r4, r3
 800d29c:	f001 fdba 	bl	800ee14 <_sbrk_r>
 800d2a0:	4581      	cmp	r9, r0
 800d2a2:	d142      	bne.n	800d32a <_malloc_r+0xea>
 800d2a4:	6821      	ldr	r1, [r4, #0]
 800d2a6:	1a6d      	subs	r5, r5, r1
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	4630      	mov	r0, r6
 800d2ac:	f7ff ffa6 	bl	800d1fc <sbrk_aligned>
 800d2b0:	3001      	adds	r0, #1
 800d2b2:	d03a      	beq.n	800d32a <_malloc_r+0xea>
 800d2b4:	6823      	ldr	r3, [r4, #0]
 800d2b6:	442b      	add	r3, r5
 800d2b8:	6023      	str	r3, [r4, #0]
 800d2ba:	f8d8 3000 	ldr.w	r3, [r8]
 800d2be:	685a      	ldr	r2, [r3, #4]
 800d2c0:	bb62      	cbnz	r2, 800d31c <_malloc_r+0xdc>
 800d2c2:	f8c8 7000 	str.w	r7, [r8]
 800d2c6:	e00f      	b.n	800d2e8 <_malloc_r+0xa8>
 800d2c8:	6822      	ldr	r2, [r4, #0]
 800d2ca:	1b52      	subs	r2, r2, r5
 800d2cc:	d420      	bmi.n	800d310 <_malloc_r+0xd0>
 800d2ce:	2a0b      	cmp	r2, #11
 800d2d0:	d917      	bls.n	800d302 <_malloc_r+0xc2>
 800d2d2:	1961      	adds	r1, r4, r5
 800d2d4:	42a3      	cmp	r3, r4
 800d2d6:	6025      	str	r5, [r4, #0]
 800d2d8:	bf18      	it	ne
 800d2da:	6059      	strne	r1, [r3, #4]
 800d2dc:	6863      	ldr	r3, [r4, #4]
 800d2de:	bf08      	it	eq
 800d2e0:	f8c8 1000 	streq.w	r1, [r8]
 800d2e4:	5162      	str	r2, [r4, r5]
 800d2e6:	604b      	str	r3, [r1, #4]
 800d2e8:	4630      	mov	r0, r6
 800d2ea:	f000 f82f 	bl	800d34c <__malloc_unlock>
 800d2ee:	f104 000b 	add.w	r0, r4, #11
 800d2f2:	1d23      	adds	r3, r4, #4
 800d2f4:	f020 0007 	bic.w	r0, r0, #7
 800d2f8:	1ac2      	subs	r2, r0, r3
 800d2fa:	bf1c      	itt	ne
 800d2fc:	1a1b      	subne	r3, r3, r0
 800d2fe:	50a3      	strne	r3, [r4, r2]
 800d300:	e7af      	b.n	800d262 <_malloc_r+0x22>
 800d302:	6862      	ldr	r2, [r4, #4]
 800d304:	42a3      	cmp	r3, r4
 800d306:	bf0c      	ite	eq
 800d308:	f8c8 2000 	streq.w	r2, [r8]
 800d30c:	605a      	strne	r2, [r3, #4]
 800d30e:	e7eb      	b.n	800d2e8 <_malloc_r+0xa8>
 800d310:	4623      	mov	r3, r4
 800d312:	6864      	ldr	r4, [r4, #4]
 800d314:	e7ae      	b.n	800d274 <_malloc_r+0x34>
 800d316:	463c      	mov	r4, r7
 800d318:	687f      	ldr	r7, [r7, #4]
 800d31a:	e7b6      	b.n	800d28a <_malloc_r+0x4a>
 800d31c:	461a      	mov	r2, r3
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	42a3      	cmp	r3, r4
 800d322:	d1fb      	bne.n	800d31c <_malloc_r+0xdc>
 800d324:	2300      	movs	r3, #0
 800d326:	6053      	str	r3, [r2, #4]
 800d328:	e7de      	b.n	800d2e8 <_malloc_r+0xa8>
 800d32a:	230c      	movs	r3, #12
 800d32c:	6033      	str	r3, [r6, #0]
 800d32e:	4630      	mov	r0, r6
 800d330:	f000 f80c 	bl	800d34c <__malloc_unlock>
 800d334:	e794      	b.n	800d260 <_malloc_r+0x20>
 800d336:	6005      	str	r5, [r0, #0]
 800d338:	e7d6      	b.n	800d2e8 <_malloc_r+0xa8>
 800d33a:	bf00      	nop
 800d33c:	20000f5c 	.word	0x20000f5c

0800d340 <__malloc_lock>:
 800d340:	4801      	ldr	r0, [pc, #4]	@ (800d348 <__malloc_lock+0x8>)
 800d342:	f7ff b8a6 	b.w	800c492 <__retarget_lock_acquire_recursive>
 800d346:	bf00      	nop
 800d348:	20000f54 	.word	0x20000f54

0800d34c <__malloc_unlock>:
 800d34c:	4801      	ldr	r0, [pc, #4]	@ (800d354 <__malloc_unlock+0x8>)
 800d34e:	f7ff b8a1 	b.w	800c494 <__retarget_lock_release_recursive>
 800d352:	bf00      	nop
 800d354:	20000f54 	.word	0x20000f54

0800d358 <_Balloc>:
 800d358:	b570      	push	{r4, r5, r6, lr}
 800d35a:	69c6      	ldr	r6, [r0, #28]
 800d35c:	4604      	mov	r4, r0
 800d35e:	460d      	mov	r5, r1
 800d360:	b976      	cbnz	r6, 800d380 <_Balloc+0x28>
 800d362:	2010      	movs	r0, #16
 800d364:	f7ff ff42 	bl	800d1ec <malloc>
 800d368:	4602      	mov	r2, r0
 800d36a:	61e0      	str	r0, [r4, #28]
 800d36c:	b920      	cbnz	r0, 800d378 <_Balloc+0x20>
 800d36e:	4b18      	ldr	r3, [pc, #96]	@ (800d3d0 <_Balloc+0x78>)
 800d370:	4818      	ldr	r0, [pc, #96]	@ (800d3d4 <_Balloc+0x7c>)
 800d372:	216b      	movs	r1, #107	@ 0x6b
 800d374:	f001 fd74 	bl	800ee60 <__assert_func>
 800d378:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d37c:	6006      	str	r6, [r0, #0]
 800d37e:	60c6      	str	r6, [r0, #12]
 800d380:	69e6      	ldr	r6, [r4, #28]
 800d382:	68f3      	ldr	r3, [r6, #12]
 800d384:	b183      	cbz	r3, 800d3a8 <_Balloc+0x50>
 800d386:	69e3      	ldr	r3, [r4, #28]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d38e:	b9b8      	cbnz	r0, 800d3c0 <_Balloc+0x68>
 800d390:	2101      	movs	r1, #1
 800d392:	fa01 f605 	lsl.w	r6, r1, r5
 800d396:	1d72      	adds	r2, r6, #5
 800d398:	0092      	lsls	r2, r2, #2
 800d39a:	4620      	mov	r0, r4
 800d39c:	f001 fd7e 	bl	800ee9c <_calloc_r>
 800d3a0:	b160      	cbz	r0, 800d3bc <_Balloc+0x64>
 800d3a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d3a6:	e00e      	b.n	800d3c6 <_Balloc+0x6e>
 800d3a8:	2221      	movs	r2, #33	@ 0x21
 800d3aa:	2104      	movs	r1, #4
 800d3ac:	4620      	mov	r0, r4
 800d3ae:	f001 fd75 	bl	800ee9c <_calloc_r>
 800d3b2:	69e3      	ldr	r3, [r4, #28]
 800d3b4:	60f0      	str	r0, [r6, #12]
 800d3b6:	68db      	ldr	r3, [r3, #12]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d1e4      	bne.n	800d386 <_Balloc+0x2e>
 800d3bc:	2000      	movs	r0, #0
 800d3be:	bd70      	pop	{r4, r5, r6, pc}
 800d3c0:	6802      	ldr	r2, [r0, #0]
 800d3c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3cc:	e7f7      	b.n	800d3be <_Balloc+0x66>
 800d3ce:	bf00      	nop
 800d3d0:	0800fc16 	.word	0x0800fc16
 800d3d4:	0800fc96 	.word	0x0800fc96

0800d3d8 <_Bfree>:
 800d3d8:	b570      	push	{r4, r5, r6, lr}
 800d3da:	69c6      	ldr	r6, [r0, #28]
 800d3dc:	4605      	mov	r5, r0
 800d3de:	460c      	mov	r4, r1
 800d3e0:	b976      	cbnz	r6, 800d400 <_Bfree+0x28>
 800d3e2:	2010      	movs	r0, #16
 800d3e4:	f7ff ff02 	bl	800d1ec <malloc>
 800d3e8:	4602      	mov	r2, r0
 800d3ea:	61e8      	str	r0, [r5, #28]
 800d3ec:	b920      	cbnz	r0, 800d3f8 <_Bfree+0x20>
 800d3ee:	4b09      	ldr	r3, [pc, #36]	@ (800d414 <_Bfree+0x3c>)
 800d3f0:	4809      	ldr	r0, [pc, #36]	@ (800d418 <_Bfree+0x40>)
 800d3f2:	218f      	movs	r1, #143	@ 0x8f
 800d3f4:	f001 fd34 	bl	800ee60 <__assert_func>
 800d3f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3fc:	6006      	str	r6, [r0, #0]
 800d3fe:	60c6      	str	r6, [r0, #12]
 800d400:	b13c      	cbz	r4, 800d412 <_Bfree+0x3a>
 800d402:	69eb      	ldr	r3, [r5, #28]
 800d404:	6862      	ldr	r2, [r4, #4]
 800d406:	68db      	ldr	r3, [r3, #12]
 800d408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d40c:	6021      	str	r1, [r4, #0]
 800d40e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	0800fc16 	.word	0x0800fc16
 800d418:	0800fc96 	.word	0x0800fc96

0800d41c <__multadd>:
 800d41c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d420:	690d      	ldr	r5, [r1, #16]
 800d422:	4607      	mov	r7, r0
 800d424:	460c      	mov	r4, r1
 800d426:	461e      	mov	r6, r3
 800d428:	f101 0c14 	add.w	ip, r1, #20
 800d42c:	2000      	movs	r0, #0
 800d42e:	f8dc 3000 	ldr.w	r3, [ip]
 800d432:	b299      	uxth	r1, r3
 800d434:	fb02 6101 	mla	r1, r2, r1, r6
 800d438:	0c1e      	lsrs	r6, r3, #16
 800d43a:	0c0b      	lsrs	r3, r1, #16
 800d43c:	fb02 3306 	mla	r3, r2, r6, r3
 800d440:	b289      	uxth	r1, r1
 800d442:	3001      	adds	r0, #1
 800d444:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d448:	4285      	cmp	r5, r0
 800d44a:	f84c 1b04 	str.w	r1, [ip], #4
 800d44e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d452:	dcec      	bgt.n	800d42e <__multadd+0x12>
 800d454:	b30e      	cbz	r6, 800d49a <__multadd+0x7e>
 800d456:	68a3      	ldr	r3, [r4, #8]
 800d458:	42ab      	cmp	r3, r5
 800d45a:	dc19      	bgt.n	800d490 <__multadd+0x74>
 800d45c:	6861      	ldr	r1, [r4, #4]
 800d45e:	4638      	mov	r0, r7
 800d460:	3101      	adds	r1, #1
 800d462:	f7ff ff79 	bl	800d358 <_Balloc>
 800d466:	4680      	mov	r8, r0
 800d468:	b928      	cbnz	r0, 800d476 <__multadd+0x5a>
 800d46a:	4602      	mov	r2, r0
 800d46c:	4b0c      	ldr	r3, [pc, #48]	@ (800d4a0 <__multadd+0x84>)
 800d46e:	480d      	ldr	r0, [pc, #52]	@ (800d4a4 <__multadd+0x88>)
 800d470:	21ba      	movs	r1, #186	@ 0xba
 800d472:	f001 fcf5 	bl	800ee60 <__assert_func>
 800d476:	6922      	ldr	r2, [r4, #16]
 800d478:	3202      	adds	r2, #2
 800d47a:	f104 010c 	add.w	r1, r4, #12
 800d47e:	0092      	lsls	r2, r2, #2
 800d480:	300c      	adds	r0, #12
 800d482:	f001 fcd7 	bl	800ee34 <memcpy>
 800d486:	4621      	mov	r1, r4
 800d488:	4638      	mov	r0, r7
 800d48a:	f7ff ffa5 	bl	800d3d8 <_Bfree>
 800d48e:	4644      	mov	r4, r8
 800d490:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d494:	3501      	adds	r5, #1
 800d496:	615e      	str	r6, [r3, #20]
 800d498:	6125      	str	r5, [r4, #16]
 800d49a:	4620      	mov	r0, r4
 800d49c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4a0:	0800fc85 	.word	0x0800fc85
 800d4a4:	0800fc96 	.word	0x0800fc96

0800d4a8 <__s2b>:
 800d4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4ac:	460c      	mov	r4, r1
 800d4ae:	4615      	mov	r5, r2
 800d4b0:	461f      	mov	r7, r3
 800d4b2:	2209      	movs	r2, #9
 800d4b4:	3308      	adds	r3, #8
 800d4b6:	4606      	mov	r6, r0
 800d4b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800d4bc:	2100      	movs	r1, #0
 800d4be:	2201      	movs	r2, #1
 800d4c0:	429a      	cmp	r2, r3
 800d4c2:	db09      	blt.n	800d4d8 <__s2b+0x30>
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	f7ff ff47 	bl	800d358 <_Balloc>
 800d4ca:	b940      	cbnz	r0, 800d4de <__s2b+0x36>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	4b19      	ldr	r3, [pc, #100]	@ (800d534 <__s2b+0x8c>)
 800d4d0:	4819      	ldr	r0, [pc, #100]	@ (800d538 <__s2b+0x90>)
 800d4d2:	21d3      	movs	r1, #211	@ 0xd3
 800d4d4:	f001 fcc4 	bl	800ee60 <__assert_func>
 800d4d8:	0052      	lsls	r2, r2, #1
 800d4da:	3101      	adds	r1, #1
 800d4dc:	e7f0      	b.n	800d4c0 <__s2b+0x18>
 800d4de:	9b08      	ldr	r3, [sp, #32]
 800d4e0:	6143      	str	r3, [r0, #20]
 800d4e2:	2d09      	cmp	r5, #9
 800d4e4:	f04f 0301 	mov.w	r3, #1
 800d4e8:	6103      	str	r3, [r0, #16]
 800d4ea:	dd16      	ble.n	800d51a <__s2b+0x72>
 800d4ec:	f104 0909 	add.w	r9, r4, #9
 800d4f0:	46c8      	mov	r8, r9
 800d4f2:	442c      	add	r4, r5
 800d4f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d4f8:	4601      	mov	r1, r0
 800d4fa:	3b30      	subs	r3, #48	@ 0x30
 800d4fc:	220a      	movs	r2, #10
 800d4fe:	4630      	mov	r0, r6
 800d500:	f7ff ff8c 	bl	800d41c <__multadd>
 800d504:	45a0      	cmp	r8, r4
 800d506:	d1f5      	bne.n	800d4f4 <__s2b+0x4c>
 800d508:	f1a5 0408 	sub.w	r4, r5, #8
 800d50c:	444c      	add	r4, r9
 800d50e:	1b2d      	subs	r5, r5, r4
 800d510:	1963      	adds	r3, r4, r5
 800d512:	42bb      	cmp	r3, r7
 800d514:	db04      	blt.n	800d520 <__s2b+0x78>
 800d516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d51a:	340a      	adds	r4, #10
 800d51c:	2509      	movs	r5, #9
 800d51e:	e7f6      	b.n	800d50e <__s2b+0x66>
 800d520:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d524:	4601      	mov	r1, r0
 800d526:	3b30      	subs	r3, #48	@ 0x30
 800d528:	220a      	movs	r2, #10
 800d52a:	4630      	mov	r0, r6
 800d52c:	f7ff ff76 	bl	800d41c <__multadd>
 800d530:	e7ee      	b.n	800d510 <__s2b+0x68>
 800d532:	bf00      	nop
 800d534:	0800fc85 	.word	0x0800fc85
 800d538:	0800fc96 	.word	0x0800fc96

0800d53c <__hi0bits>:
 800d53c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d540:	4603      	mov	r3, r0
 800d542:	bf36      	itet	cc
 800d544:	0403      	lslcc	r3, r0, #16
 800d546:	2000      	movcs	r0, #0
 800d548:	2010      	movcc	r0, #16
 800d54a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d54e:	bf3c      	itt	cc
 800d550:	021b      	lslcc	r3, r3, #8
 800d552:	3008      	addcc	r0, #8
 800d554:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d558:	bf3c      	itt	cc
 800d55a:	011b      	lslcc	r3, r3, #4
 800d55c:	3004      	addcc	r0, #4
 800d55e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d562:	bf3c      	itt	cc
 800d564:	009b      	lslcc	r3, r3, #2
 800d566:	3002      	addcc	r0, #2
 800d568:	2b00      	cmp	r3, #0
 800d56a:	db05      	blt.n	800d578 <__hi0bits+0x3c>
 800d56c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d570:	f100 0001 	add.w	r0, r0, #1
 800d574:	bf08      	it	eq
 800d576:	2020      	moveq	r0, #32
 800d578:	4770      	bx	lr

0800d57a <__lo0bits>:
 800d57a:	6803      	ldr	r3, [r0, #0]
 800d57c:	4602      	mov	r2, r0
 800d57e:	f013 0007 	ands.w	r0, r3, #7
 800d582:	d00b      	beq.n	800d59c <__lo0bits+0x22>
 800d584:	07d9      	lsls	r1, r3, #31
 800d586:	d421      	bmi.n	800d5cc <__lo0bits+0x52>
 800d588:	0798      	lsls	r0, r3, #30
 800d58a:	bf49      	itett	mi
 800d58c:	085b      	lsrmi	r3, r3, #1
 800d58e:	089b      	lsrpl	r3, r3, #2
 800d590:	2001      	movmi	r0, #1
 800d592:	6013      	strmi	r3, [r2, #0]
 800d594:	bf5c      	itt	pl
 800d596:	6013      	strpl	r3, [r2, #0]
 800d598:	2002      	movpl	r0, #2
 800d59a:	4770      	bx	lr
 800d59c:	b299      	uxth	r1, r3
 800d59e:	b909      	cbnz	r1, 800d5a4 <__lo0bits+0x2a>
 800d5a0:	0c1b      	lsrs	r3, r3, #16
 800d5a2:	2010      	movs	r0, #16
 800d5a4:	b2d9      	uxtb	r1, r3
 800d5a6:	b909      	cbnz	r1, 800d5ac <__lo0bits+0x32>
 800d5a8:	3008      	adds	r0, #8
 800d5aa:	0a1b      	lsrs	r3, r3, #8
 800d5ac:	0719      	lsls	r1, r3, #28
 800d5ae:	bf04      	itt	eq
 800d5b0:	091b      	lsreq	r3, r3, #4
 800d5b2:	3004      	addeq	r0, #4
 800d5b4:	0799      	lsls	r1, r3, #30
 800d5b6:	bf04      	itt	eq
 800d5b8:	089b      	lsreq	r3, r3, #2
 800d5ba:	3002      	addeq	r0, #2
 800d5bc:	07d9      	lsls	r1, r3, #31
 800d5be:	d403      	bmi.n	800d5c8 <__lo0bits+0x4e>
 800d5c0:	085b      	lsrs	r3, r3, #1
 800d5c2:	f100 0001 	add.w	r0, r0, #1
 800d5c6:	d003      	beq.n	800d5d0 <__lo0bits+0x56>
 800d5c8:	6013      	str	r3, [r2, #0]
 800d5ca:	4770      	bx	lr
 800d5cc:	2000      	movs	r0, #0
 800d5ce:	4770      	bx	lr
 800d5d0:	2020      	movs	r0, #32
 800d5d2:	4770      	bx	lr

0800d5d4 <__i2b>:
 800d5d4:	b510      	push	{r4, lr}
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	2101      	movs	r1, #1
 800d5da:	f7ff febd 	bl	800d358 <_Balloc>
 800d5de:	4602      	mov	r2, r0
 800d5e0:	b928      	cbnz	r0, 800d5ee <__i2b+0x1a>
 800d5e2:	4b05      	ldr	r3, [pc, #20]	@ (800d5f8 <__i2b+0x24>)
 800d5e4:	4805      	ldr	r0, [pc, #20]	@ (800d5fc <__i2b+0x28>)
 800d5e6:	f240 1145 	movw	r1, #325	@ 0x145
 800d5ea:	f001 fc39 	bl	800ee60 <__assert_func>
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	6144      	str	r4, [r0, #20]
 800d5f2:	6103      	str	r3, [r0, #16]
 800d5f4:	bd10      	pop	{r4, pc}
 800d5f6:	bf00      	nop
 800d5f8:	0800fc85 	.word	0x0800fc85
 800d5fc:	0800fc96 	.word	0x0800fc96

0800d600 <__multiply>:
 800d600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d604:	4617      	mov	r7, r2
 800d606:	690a      	ldr	r2, [r1, #16]
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	429a      	cmp	r2, r3
 800d60c:	bfa8      	it	ge
 800d60e:	463b      	movge	r3, r7
 800d610:	4689      	mov	r9, r1
 800d612:	bfa4      	itt	ge
 800d614:	460f      	movge	r7, r1
 800d616:	4699      	movge	r9, r3
 800d618:	693d      	ldr	r5, [r7, #16]
 800d61a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	6879      	ldr	r1, [r7, #4]
 800d622:	eb05 060a 	add.w	r6, r5, sl
 800d626:	42b3      	cmp	r3, r6
 800d628:	b085      	sub	sp, #20
 800d62a:	bfb8      	it	lt
 800d62c:	3101      	addlt	r1, #1
 800d62e:	f7ff fe93 	bl	800d358 <_Balloc>
 800d632:	b930      	cbnz	r0, 800d642 <__multiply+0x42>
 800d634:	4602      	mov	r2, r0
 800d636:	4b41      	ldr	r3, [pc, #260]	@ (800d73c <__multiply+0x13c>)
 800d638:	4841      	ldr	r0, [pc, #260]	@ (800d740 <__multiply+0x140>)
 800d63a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d63e:	f001 fc0f 	bl	800ee60 <__assert_func>
 800d642:	f100 0414 	add.w	r4, r0, #20
 800d646:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d64a:	4623      	mov	r3, r4
 800d64c:	2200      	movs	r2, #0
 800d64e:	4573      	cmp	r3, lr
 800d650:	d320      	bcc.n	800d694 <__multiply+0x94>
 800d652:	f107 0814 	add.w	r8, r7, #20
 800d656:	f109 0114 	add.w	r1, r9, #20
 800d65a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d65e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d662:	9302      	str	r3, [sp, #8]
 800d664:	1beb      	subs	r3, r5, r7
 800d666:	3b15      	subs	r3, #21
 800d668:	f023 0303 	bic.w	r3, r3, #3
 800d66c:	3304      	adds	r3, #4
 800d66e:	3715      	adds	r7, #21
 800d670:	42bd      	cmp	r5, r7
 800d672:	bf38      	it	cc
 800d674:	2304      	movcc	r3, #4
 800d676:	9301      	str	r3, [sp, #4]
 800d678:	9b02      	ldr	r3, [sp, #8]
 800d67a:	9103      	str	r1, [sp, #12]
 800d67c:	428b      	cmp	r3, r1
 800d67e:	d80c      	bhi.n	800d69a <__multiply+0x9a>
 800d680:	2e00      	cmp	r6, #0
 800d682:	dd03      	ble.n	800d68c <__multiply+0x8c>
 800d684:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d055      	beq.n	800d738 <__multiply+0x138>
 800d68c:	6106      	str	r6, [r0, #16]
 800d68e:	b005      	add	sp, #20
 800d690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d694:	f843 2b04 	str.w	r2, [r3], #4
 800d698:	e7d9      	b.n	800d64e <__multiply+0x4e>
 800d69a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d69e:	f1ba 0f00 	cmp.w	sl, #0
 800d6a2:	d01f      	beq.n	800d6e4 <__multiply+0xe4>
 800d6a4:	46c4      	mov	ip, r8
 800d6a6:	46a1      	mov	r9, r4
 800d6a8:	2700      	movs	r7, #0
 800d6aa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d6ae:	f8d9 3000 	ldr.w	r3, [r9]
 800d6b2:	fa1f fb82 	uxth.w	fp, r2
 800d6b6:	b29b      	uxth	r3, r3
 800d6b8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d6bc:	443b      	add	r3, r7
 800d6be:	f8d9 7000 	ldr.w	r7, [r9]
 800d6c2:	0c12      	lsrs	r2, r2, #16
 800d6c4:	0c3f      	lsrs	r7, r7, #16
 800d6c6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d6ca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d6ce:	b29b      	uxth	r3, r3
 800d6d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6d4:	4565      	cmp	r5, ip
 800d6d6:	f849 3b04 	str.w	r3, [r9], #4
 800d6da:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d6de:	d8e4      	bhi.n	800d6aa <__multiply+0xaa>
 800d6e0:	9b01      	ldr	r3, [sp, #4]
 800d6e2:	50e7      	str	r7, [r4, r3]
 800d6e4:	9b03      	ldr	r3, [sp, #12]
 800d6e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d6ea:	3104      	adds	r1, #4
 800d6ec:	f1b9 0f00 	cmp.w	r9, #0
 800d6f0:	d020      	beq.n	800d734 <__multiply+0x134>
 800d6f2:	6823      	ldr	r3, [r4, #0]
 800d6f4:	4647      	mov	r7, r8
 800d6f6:	46a4      	mov	ip, r4
 800d6f8:	f04f 0a00 	mov.w	sl, #0
 800d6fc:	f8b7 b000 	ldrh.w	fp, [r7]
 800d700:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d704:	fb09 220b 	mla	r2, r9, fp, r2
 800d708:	4452      	add	r2, sl
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d710:	f84c 3b04 	str.w	r3, [ip], #4
 800d714:	f857 3b04 	ldr.w	r3, [r7], #4
 800d718:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d71c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d720:	fb09 330a 	mla	r3, r9, sl, r3
 800d724:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d728:	42bd      	cmp	r5, r7
 800d72a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d72e:	d8e5      	bhi.n	800d6fc <__multiply+0xfc>
 800d730:	9a01      	ldr	r2, [sp, #4]
 800d732:	50a3      	str	r3, [r4, r2]
 800d734:	3404      	adds	r4, #4
 800d736:	e79f      	b.n	800d678 <__multiply+0x78>
 800d738:	3e01      	subs	r6, #1
 800d73a:	e7a1      	b.n	800d680 <__multiply+0x80>
 800d73c:	0800fc85 	.word	0x0800fc85
 800d740:	0800fc96 	.word	0x0800fc96

0800d744 <__pow5mult>:
 800d744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d748:	4615      	mov	r5, r2
 800d74a:	f012 0203 	ands.w	r2, r2, #3
 800d74e:	4607      	mov	r7, r0
 800d750:	460e      	mov	r6, r1
 800d752:	d007      	beq.n	800d764 <__pow5mult+0x20>
 800d754:	4c25      	ldr	r4, [pc, #148]	@ (800d7ec <__pow5mult+0xa8>)
 800d756:	3a01      	subs	r2, #1
 800d758:	2300      	movs	r3, #0
 800d75a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d75e:	f7ff fe5d 	bl	800d41c <__multadd>
 800d762:	4606      	mov	r6, r0
 800d764:	10ad      	asrs	r5, r5, #2
 800d766:	d03d      	beq.n	800d7e4 <__pow5mult+0xa0>
 800d768:	69fc      	ldr	r4, [r7, #28]
 800d76a:	b97c      	cbnz	r4, 800d78c <__pow5mult+0x48>
 800d76c:	2010      	movs	r0, #16
 800d76e:	f7ff fd3d 	bl	800d1ec <malloc>
 800d772:	4602      	mov	r2, r0
 800d774:	61f8      	str	r0, [r7, #28]
 800d776:	b928      	cbnz	r0, 800d784 <__pow5mult+0x40>
 800d778:	4b1d      	ldr	r3, [pc, #116]	@ (800d7f0 <__pow5mult+0xac>)
 800d77a:	481e      	ldr	r0, [pc, #120]	@ (800d7f4 <__pow5mult+0xb0>)
 800d77c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d780:	f001 fb6e 	bl	800ee60 <__assert_func>
 800d784:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d788:	6004      	str	r4, [r0, #0]
 800d78a:	60c4      	str	r4, [r0, #12]
 800d78c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d790:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d794:	b94c      	cbnz	r4, 800d7aa <__pow5mult+0x66>
 800d796:	f240 2171 	movw	r1, #625	@ 0x271
 800d79a:	4638      	mov	r0, r7
 800d79c:	f7ff ff1a 	bl	800d5d4 <__i2b>
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d7a6:	4604      	mov	r4, r0
 800d7a8:	6003      	str	r3, [r0, #0]
 800d7aa:	f04f 0900 	mov.w	r9, #0
 800d7ae:	07eb      	lsls	r3, r5, #31
 800d7b0:	d50a      	bpl.n	800d7c8 <__pow5mult+0x84>
 800d7b2:	4631      	mov	r1, r6
 800d7b4:	4622      	mov	r2, r4
 800d7b6:	4638      	mov	r0, r7
 800d7b8:	f7ff ff22 	bl	800d600 <__multiply>
 800d7bc:	4631      	mov	r1, r6
 800d7be:	4680      	mov	r8, r0
 800d7c0:	4638      	mov	r0, r7
 800d7c2:	f7ff fe09 	bl	800d3d8 <_Bfree>
 800d7c6:	4646      	mov	r6, r8
 800d7c8:	106d      	asrs	r5, r5, #1
 800d7ca:	d00b      	beq.n	800d7e4 <__pow5mult+0xa0>
 800d7cc:	6820      	ldr	r0, [r4, #0]
 800d7ce:	b938      	cbnz	r0, 800d7e0 <__pow5mult+0x9c>
 800d7d0:	4622      	mov	r2, r4
 800d7d2:	4621      	mov	r1, r4
 800d7d4:	4638      	mov	r0, r7
 800d7d6:	f7ff ff13 	bl	800d600 <__multiply>
 800d7da:	6020      	str	r0, [r4, #0]
 800d7dc:	f8c0 9000 	str.w	r9, [r0]
 800d7e0:	4604      	mov	r4, r0
 800d7e2:	e7e4      	b.n	800d7ae <__pow5mult+0x6a>
 800d7e4:	4630      	mov	r0, r6
 800d7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7ea:	bf00      	nop
 800d7ec:	0800fda8 	.word	0x0800fda8
 800d7f0:	0800fc16 	.word	0x0800fc16
 800d7f4:	0800fc96 	.word	0x0800fc96

0800d7f8 <__lshift>:
 800d7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7fc:	460c      	mov	r4, r1
 800d7fe:	6849      	ldr	r1, [r1, #4]
 800d800:	6923      	ldr	r3, [r4, #16]
 800d802:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d806:	68a3      	ldr	r3, [r4, #8]
 800d808:	4607      	mov	r7, r0
 800d80a:	4691      	mov	r9, r2
 800d80c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d810:	f108 0601 	add.w	r6, r8, #1
 800d814:	42b3      	cmp	r3, r6
 800d816:	db0b      	blt.n	800d830 <__lshift+0x38>
 800d818:	4638      	mov	r0, r7
 800d81a:	f7ff fd9d 	bl	800d358 <_Balloc>
 800d81e:	4605      	mov	r5, r0
 800d820:	b948      	cbnz	r0, 800d836 <__lshift+0x3e>
 800d822:	4602      	mov	r2, r0
 800d824:	4b28      	ldr	r3, [pc, #160]	@ (800d8c8 <__lshift+0xd0>)
 800d826:	4829      	ldr	r0, [pc, #164]	@ (800d8cc <__lshift+0xd4>)
 800d828:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d82c:	f001 fb18 	bl	800ee60 <__assert_func>
 800d830:	3101      	adds	r1, #1
 800d832:	005b      	lsls	r3, r3, #1
 800d834:	e7ee      	b.n	800d814 <__lshift+0x1c>
 800d836:	2300      	movs	r3, #0
 800d838:	f100 0114 	add.w	r1, r0, #20
 800d83c:	f100 0210 	add.w	r2, r0, #16
 800d840:	4618      	mov	r0, r3
 800d842:	4553      	cmp	r3, sl
 800d844:	db33      	blt.n	800d8ae <__lshift+0xb6>
 800d846:	6920      	ldr	r0, [r4, #16]
 800d848:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d84c:	f104 0314 	add.w	r3, r4, #20
 800d850:	f019 091f 	ands.w	r9, r9, #31
 800d854:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d858:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d85c:	d02b      	beq.n	800d8b6 <__lshift+0xbe>
 800d85e:	f1c9 0e20 	rsb	lr, r9, #32
 800d862:	468a      	mov	sl, r1
 800d864:	2200      	movs	r2, #0
 800d866:	6818      	ldr	r0, [r3, #0]
 800d868:	fa00 f009 	lsl.w	r0, r0, r9
 800d86c:	4310      	orrs	r0, r2
 800d86e:	f84a 0b04 	str.w	r0, [sl], #4
 800d872:	f853 2b04 	ldr.w	r2, [r3], #4
 800d876:	459c      	cmp	ip, r3
 800d878:	fa22 f20e 	lsr.w	r2, r2, lr
 800d87c:	d8f3      	bhi.n	800d866 <__lshift+0x6e>
 800d87e:	ebac 0304 	sub.w	r3, ip, r4
 800d882:	3b15      	subs	r3, #21
 800d884:	f023 0303 	bic.w	r3, r3, #3
 800d888:	3304      	adds	r3, #4
 800d88a:	f104 0015 	add.w	r0, r4, #21
 800d88e:	4560      	cmp	r0, ip
 800d890:	bf88      	it	hi
 800d892:	2304      	movhi	r3, #4
 800d894:	50ca      	str	r2, [r1, r3]
 800d896:	b10a      	cbz	r2, 800d89c <__lshift+0xa4>
 800d898:	f108 0602 	add.w	r6, r8, #2
 800d89c:	3e01      	subs	r6, #1
 800d89e:	4638      	mov	r0, r7
 800d8a0:	612e      	str	r6, [r5, #16]
 800d8a2:	4621      	mov	r1, r4
 800d8a4:	f7ff fd98 	bl	800d3d8 <_Bfree>
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	e7c5      	b.n	800d842 <__lshift+0x4a>
 800d8b6:	3904      	subs	r1, #4
 800d8b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d8c0:	459c      	cmp	ip, r3
 800d8c2:	d8f9      	bhi.n	800d8b8 <__lshift+0xc0>
 800d8c4:	e7ea      	b.n	800d89c <__lshift+0xa4>
 800d8c6:	bf00      	nop
 800d8c8:	0800fc85 	.word	0x0800fc85
 800d8cc:	0800fc96 	.word	0x0800fc96

0800d8d0 <__mcmp>:
 800d8d0:	690a      	ldr	r2, [r1, #16]
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	6900      	ldr	r0, [r0, #16]
 800d8d6:	1a80      	subs	r0, r0, r2
 800d8d8:	b530      	push	{r4, r5, lr}
 800d8da:	d10e      	bne.n	800d8fa <__mcmp+0x2a>
 800d8dc:	3314      	adds	r3, #20
 800d8de:	3114      	adds	r1, #20
 800d8e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8f0:	4295      	cmp	r5, r2
 800d8f2:	d003      	beq.n	800d8fc <__mcmp+0x2c>
 800d8f4:	d205      	bcs.n	800d902 <__mcmp+0x32>
 800d8f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d8fa:	bd30      	pop	{r4, r5, pc}
 800d8fc:	42a3      	cmp	r3, r4
 800d8fe:	d3f3      	bcc.n	800d8e8 <__mcmp+0x18>
 800d900:	e7fb      	b.n	800d8fa <__mcmp+0x2a>
 800d902:	2001      	movs	r0, #1
 800d904:	e7f9      	b.n	800d8fa <__mcmp+0x2a>
	...

0800d908 <__mdiff>:
 800d908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90c:	4689      	mov	r9, r1
 800d90e:	4606      	mov	r6, r0
 800d910:	4611      	mov	r1, r2
 800d912:	4648      	mov	r0, r9
 800d914:	4614      	mov	r4, r2
 800d916:	f7ff ffdb 	bl	800d8d0 <__mcmp>
 800d91a:	1e05      	subs	r5, r0, #0
 800d91c:	d112      	bne.n	800d944 <__mdiff+0x3c>
 800d91e:	4629      	mov	r1, r5
 800d920:	4630      	mov	r0, r6
 800d922:	f7ff fd19 	bl	800d358 <_Balloc>
 800d926:	4602      	mov	r2, r0
 800d928:	b928      	cbnz	r0, 800d936 <__mdiff+0x2e>
 800d92a:	4b3f      	ldr	r3, [pc, #252]	@ (800da28 <__mdiff+0x120>)
 800d92c:	f240 2137 	movw	r1, #567	@ 0x237
 800d930:	483e      	ldr	r0, [pc, #248]	@ (800da2c <__mdiff+0x124>)
 800d932:	f001 fa95 	bl	800ee60 <__assert_func>
 800d936:	2301      	movs	r3, #1
 800d938:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d93c:	4610      	mov	r0, r2
 800d93e:	b003      	add	sp, #12
 800d940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d944:	bfbc      	itt	lt
 800d946:	464b      	movlt	r3, r9
 800d948:	46a1      	movlt	r9, r4
 800d94a:	4630      	mov	r0, r6
 800d94c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d950:	bfba      	itte	lt
 800d952:	461c      	movlt	r4, r3
 800d954:	2501      	movlt	r5, #1
 800d956:	2500      	movge	r5, #0
 800d958:	f7ff fcfe 	bl	800d358 <_Balloc>
 800d95c:	4602      	mov	r2, r0
 800d95e:	b918      	cbnz	r0, 800d968 <__mdiff+0x60>
 800d960:	4b31      	ldr	r3, [pc, #196]	@ (800da28 <__mdiff+0x120>)
 800d962:	f240 2145 	movw	r1, #581	@ 0x245
 800d966:	e7e3      	b.n	800d930 <__mdiff+0x28>
 800d968:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d96c:	6926      	ldr	r6, [r4, #16]
 800d96e:	60c5      	str	r5, [r0, #12]
 800d970:	f109 0310 	add.w	r3, r9, #16
 800d974:	f109 0514 	add.w	r5, r9, #20
 800d978:	f104 0e14 	add.w	lr, r4, #20
 800d97c:	f100 0b14 	add.w	fp, r0, #20
 800d980:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d984:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d988:	9301      	str	r3, [sp, #4]
 800d98a:	46d9      	mov	r9, fp
 800d98c:	f04f 0c00 	mov.w	ip, #0
 800d990:	9b01      	ldr	r3, [sp, #4]
 800d992:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d996:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d99a:	9301      	str	r3, [sp, #4]
 800d99c:	fa1f f38a 	uxth.w	r3, sl
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	b283      	uxth	r3, r0
 800d9a4:	1acb      	subs	r3, r1, r3
 800d9a6:	0c00      	lsrs	r0, r0, #16
 800d9a8:	4463      	add	r3, ip
 800d9aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d9ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d9b2:	b29b      	uxth	r3, r3
 800d9b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d9b8:	4576      	cmp	r6, lr
 800d9ba:	f849 3b04 	str.w	r3, [r9], #4
 800d9be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d9c2:	d8e5      	bhi.n	800d990 <__mdiff+0x88>
 800d9c4:	1b33      	subs	r3, r6, r4
 800d9c6:	3b15      	subs	r3, #21
 800d9c8:	f023 0303 	bic.w	r3, r3, #3
 800d9cc:	3415      	adds	r4, #21
 800d9ce:	3304      	adds	r3, #4
 800d9d0:	42a6      	cmp	r6, r4
 800d9d2:	bf38      	it	cc
 800d9d4:	2304      	movcc	r3, #4
 800d9d6:	441d      	add	r5, r3
 800d9d8:	445b      	add	r3, fp
 800d9da:	461e      	mov	r6, r3
 800d9dc:	462c      	mov	r4, r5
 800d9de:	4544      	cmp	r4, r8
 800d9e0:	d30e      	bcc.n	800da00 <__mdiff+0xf8>
 800d9e2:	f108 0103 	add.w	r1, r8, #3
 800d9e6:	1b49      	subs	r1, r1, r5
 800d9e8:	f021 0103 	bic.w	r1, r1, #3
 800d9ec:	3d03      	subs	r5, #3
 800d9ee:	45a8      	cmp	r8, r5
 800d9f0:	bf38      	it	cc
 800d9f2:	2100      	movcc	r1, #0
 800d9f4:	440b      	add	r3, r1
 800d9f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9fa:	b191      	cbz	r1, 800da22 <__mdiff+0x11a>
 800d9fc:	6117      	str	r7, [r2, #16]
 800d9fe:	e79d      	b.n	800d93c <__mdiff+0x34>
 800da00:	f854 1b04 	ldr.w	r1, [r4], #4
 800da04:	46e6      	mov	lr, ip
 800da06:	0c08      	lsrs	r0, r1, #16
 800da08:	fa1c fc81 	uxtah	ip, ip, r1
 800da0c:	4471      	add	r1, lr
 800da0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800da12:	b289      	uxth	r1, r1
 800da14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800da18:	f846 1b04 	str.w	r1, [r6], #4
 800da1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800da20:	e7dd      	b.n	800d9de <__mdiff+0xd6>
 800da22:	3f01      	subs	r7, #1
 800da24:	e7e7      	b.n	800d9f6 <__mdiff+0xee>
 800da26:	bf00      	nop
 800da28:	0800fc85 	.word	0x0800fc85
 800da2c:	0800fc96 	.word	0x0800fc96

0800da30 <__ulp>:
 800da30:	b082      	sub	sp, #8
 800da32:	ed8d 0b00 	vstr	d0, [sp]
 800da36:	9a01      	ldr	r2, [sp, #4]
 800da38:	4b0f      	ldr	r3, [pc, #60]	@ (800da78 <__ulp+0x48>)
 800da3a:	4013      	ands	r3, r2
 800da3c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800da40:	2b00      	cmp	r3, #0
 800da42:	dc08      	bgt.n	800da56 <__ulp+0x26>
 800da44:	425b      	negs	r3, r3
 800da46:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800da4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800da4e:	da04      	bge.n	800da5a <__ulp+0x2a>
 800da50:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800da54:	4113      	asrs	r3, r2
 800da56:	2200      	movs	r2, #0
 800da58:	e008      	b.n	800da6c <__ulp+0x3c>
 800da5a:	f1a2 0314 	sub.w	r3, r2, #20
 800da5e:	2b1e      	cmp	r3, #30
 800da60:	bfda      	itte	le
 800da62:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800da66:	40da      	lsrle	r2, r3
 800da68:	2201      	movgt	r2, #1
 800da6a:	2300      	movs	r3, #0
 800da6c:	4619      	mov	r1, r3
 800da6e:	4610      	mov	r0, r2
 800da70:	ec41 0b10 	vmov	d0, r0, r1
 800da74:	b002      	add	sp, #8
 800da76:	4770      	bx	lr
 800da78:	7ff00000 	.word	0x7ff00000

0800da7c <__b2d>:
 800da7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da80:	6906      	ldr	r6, [r0, #16]
 800da82:	f100 0814 	add.w	r8, r0, #20
 800da86:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800da8a:	1f37      	subs	r7, r6, #4
 800da8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800da90:	4610      	mov	r0, r2
 800da92:	f7ff fd53 	bl	800d53c <__hi0bits>
 800da96:	f1c0 0320 	rsb	r3, r0, #32
 800da9a:	280a      	cmp	r0, #10
 800da9c:	600b      	str	r3, [r1, #0]
 800da9e:	491b      	ldr	r1, [pc, #108]	@ (800db0c <__b2d+0x90>)
 800daa0:	dc15      	bgt.n	800dace <__b2d+0x52>
 800daa2:	f1c0 0c0b 	rsb	ip, r0, #11
 800daa6:	fa22 f30c 	lsr.w	r3, r2, ip
 800daaa:	45b8      	cmp	r8, r7
 800daac:	ea43 0501 	orr.w	r5, r3, r1
 800dab0:	bf34      	ite	cc
 800dab2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dab6:	2300      	movcs	r3, #0
 800dab8:	3015      	adds	r0, #21
 800daba:	fa02 f000 	lsl.w	r0, r2, r0
 800dabe:	fa23 f30c 	lsr.w	r3, r3, ip
 800dac2:	4303      	orrs	r3, r0
 800dac4:	461c      	mov	r4, r3
 800dac6:	ec45 4b10 	vmov	d0, r4, r5
 800daca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dace:	45b8      	cmp	r8, r7
 800dad0:	bf3a      	itte	cc
 800dad2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dad6:	f1a6 0708 	subcc.w	r7, r6, #8
 800dada:	2300      	movcs	r3, #0
 800dadc:	380b      	subs	r0, #11
 800dade:	d012      	beq.n	800db06 <__b2d+0x8a>
 800dae0:	f1c0 0120 	rsb	r1, r0, #32
 800dae4:	fa23 f401 	lsr.w	r4, r3, r1
 800dae8:	4082      	lsls	r2, r0
 800daea:	4322      	orrs	r2, r4
 800daec:	4547      	cmp	r7, r8
 800daee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800daf2:	bf8c      	ite	hi
 800daf4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800daf8:	2200      	movls	r2, #0
 800dafa:	4083      	lsls	r3, r0
 800dafc:	40ca      	lsrs	r2, r1
 800dafe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800db02:	4313      	orrs	r3, r2
 800db04:	e7de      	b.n	800dac4 <__b2d+0x48>
 800db06:	ea42 0501 	orr.w	r5, r2, r1
 800db0a:	e7db      	b.n	800dac4 <__b2d+0x48>
 800db0c:	3ff00000 	.word	0x3ff00000

0800db10 <__d2b>:
 800db10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800db14:	460f      	mov	r7, r1
 800db16:	2101      	movs	r1, #1
 800db18:	ec59 8b10 	vmov	r8, r9, d0
 800db1c:	4616      	mov	r6, r2
 800db1e:	f7ff fc1b 	bl	800d358 <_Balloc>
 800db22:	4604      	mov	r4, r0
 800db24:	b930      	cbnz	r0, 800db34 <__d2b+0x24>
 800db26:	4602      	mov	r2, r0
 800db28:	4b23      	ldr	r3, [pc, #140]	@ (800dbb8 <__d2b+0xa8>)
 800db2a:	4824      	ldr	r0, [pc, #144]	@ (800dbbc <__d2b+0xac>)
 800db2c:	f240 310f 	movw	r1, #783	@ 0x30f
 800db30:	f001 f996 	bl	800ee60 <__assert_func>
 800db34:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db3c:	b10d      	cbz	r5, 800db42 <__d2b+0x32>
 800db3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db42:	9301      	str	r3, [sp, #4]
 800db44:	f1b8 0300 	subs.w	r3, r8, #0
 800db48:	d023      	beq.n	800db92 <__d2b+0x82>
 800db4a:	4668      	mov	r0, sp
 800db4c:	9300      	str	r3, [sp, #0]
 800db4e:	f7ff fd14 	bl	800d57a <__lo0bits>
 800db52:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db56:	b1d0      	cbz	r0, 800db8e <__d2b+0x7e>
 800db58:	f1c0 0320 	rsb	r3, r0, #32
 800db5c:	fa02 f303 	lsl.w	r3, r2, r3
 800db60:	430b      	orrs	r3, r1
 800db62:	40c2      	lsrs	r2, r0
 800db64:	6163      	str	r3, [r4, #20]
 800db66:	9201      	str	r2, [sp, #4]
 800db68:	9b01      	ldr	r3, [sp, #4]
 800db6a:	61a3      	str	r3, [r4, #24]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	bf0c      	ite	eq
 800db70:	2201      	moveq	r2, #1
 800db72:	2202      	movne	r2, #2
 800db74:	6122      	str	r2, [r4, #16]
 800db76:	b1a5      	cbz	r5, 800dba2 <__d2b+0x92>
 800db78:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db7c:	4405      	add	r5, r0
 800db7e:	603d      	str	r5, [r7, #0]
 800db80:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db84:	6030      	str	r0, [r6, #0]
 800db86:	4620      	mov	r0, r4
 800db88:	b003      	add	sp, #12
 800db8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db8e:	6161      	str	r1, [r4, #20]
 800db90:	e7ea      	b.n	800db68 <__d2b+0x58>
 800db92:	a801      	add	r0, sp, #4
 800db94:	f7ff fcf1 	bl	800d57a <__lo0bits>
 800db98:	9b01      	ldr	r3, [sp, #4]
 800db9a:	6163      	str	r3, [r4, #20]
 800db9c:	3020      	adds	r0, #32
 800db9e:	2201      	movs	r2, #1
 800dba0:	e7e8      	b.n	800db74 <__d2b+0x64>
 800dba2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dba6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dbaa:	6038      	str	r0, [r7, #0]
 800dbac:	6918      	ldr	r0, [r3, #16]
 800dbae:	f7ff fcc5 	bl	800d53c <__hi0bits>
 800dbb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dbb6:	e7e5      	b.n	800db84 <__d2b+0x74>
 800dbb8:	0800fc85 	.word	0x0800fc85
 800dbbc:	0800fc96 	.word	0x0800fc96

0800dbc0 <__ratio>:
 800dbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc4:	b085      	sub	sp, #20
 800dbc6:	e9cd 1000 	strd	r1, r0, [sp]
 800dbca:	a902      	add	r1, sp, #8
 800dbcc:	f7ff ff56 	bl	800da7c <__b2d>
 800dbd0:	9800      	ldr	r0, [sp, #0]
 800dbd2:	a903      	add	r1, sp, #12
 800dbd4:	ec55 4b10 	vmov	r4, r5, d0
 800dbd8:	f7ff ff50 	bl	800da7c <__b2d>
 800dbdc:	9b01      	ldr	r3, [sp, #4]
 800dbde:	6919      	ldr	r1, [r3, #16]
 800dbe0:	9b00      	ldr	r3, [sp, #0]
 800dbe2:	691b      	ldr	r3, [r3, #16]
 800dbe4:	1ac9      	subs	r1, r1, r3
 800dbe6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800dbea:	1a9b      	subs	r3, r3, r2
 800dbec:	ec5b ab10 	vmov	sl, fp, d0
 800dbf0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	bfce      	itee	gt
 800dbf8:	462a      	movgt	r2, r5
 800dbfa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dbfe:	465a      	movle	r2, fp
 800dc00:	462f      	mov	r7, r5
 800dc02:	46d9      	mov	r9, fp
 800dc04:	bfcc      	ite	gt
 800dc06:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dc0a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dc0e:	464b      	mov	r3, r9
 800dc10:	4652      	mov	r2, sl
 800dc12:	4620      	mov	r0, r4
 800dc14:	4639      	mov	r1, r7
 800dc16:	f7f2 fe21 	bl	800085c <__aeabi_ddiv>
 800dc1a:	ec41 0b10 	vmov	d0, r0, r1
 800dc1e:	b005      	add	sp, #20
 800dc20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc24 <__copybits>:
 800dc24:	3901      	subs	r1, #1
 800dc26:	b570      	push	{r4, r5, r6, lr}
 800dc28:	1149      	asrs	r1, r1, #5
 800dc2a:	6914      	ldr	r4, [r2, #16]
 800dc2c:	3101      	adds	r1, #1
 800dc2e:	f102 0314 	add.w	r3, r2, #20
 800dc32:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dc36:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dc3a:	1f05      	subs	r5, r0, #4
 800dc3c:	42a3      	cmp	r3, r4
 800dc3e:	d30c      	bcc.n	800dc5a <__copybits+0x36>
 800dc40:	1aa3      	subs	r3, r4, r2
 800dc42:	3b11      	subs	r3, #17
 800dc44:	f023 0303 	bic.w	r3, r3, #3
 800dc48:	3211      	adds	r2, #17
 800dc4a:	42a2      	cmp	r2, r4
 800dc4c:	bf88      	it	hi
 800dc4e:	2300      	movhi	r3, #0
 800dc50:	4418      	add	r0, r3
 800dc52:	2300      	movs	r3, #0
 800dc54:	4288      	cmp	r0, r1
 800dc56:	d305      	bcc.n	800dc64 <__copybits+0x40>
 800dc58:	bd70      	pop	{r4, r5, r6, pc}
 800dc5a:	f853 6b04 	ldr.w	r6, [r3], #4
 800dc5e:	f845 6f04 	str.w	r6, [r5, #4]!
 800dc62:	e7eb      	b.n	800dc3c <__copybits+0x18>
 800dc64:	f840 3b04 	str.w	r3, [r0], #4
 800dc68:	e7f4      	b.n	800dc54 <__copybits+0x30>

0800dc6a <__any_on>:
 800dc6a:	f100 0214 	add.w	r2, r0, #20
 800dc6e:	6900      	ldr	r0, [r0, #16]
 800dc70:	114b      	asrs	r3, r1, #5
 800dc72:	4298      	cmp	r0, r3
 800dc74:	b510      	push	{r4, lr}
 800dc76:	db11      	blt.n	800dc9c <__any_on+0x32>
 800dc78:	dd0a      	ble.n	800dc90 <__any_on+0x26>
 800dc7a:	f011 011f 	ands.w	r1, r1, #31
 800dc7e:	d007      	beq.n	800dc90 <__any_on+0x26>
 800dc80:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dc84:	fa24 f001 	lsr.w	r0, r4, r1
 800dc88:	fa00 f101 	lsl.w	r1, r0, r1
 800dc8c:	428c      	cmp	r4, r1
 800dc8e:	d10b      	bne.n	800dca8 <__any_on+0x3e>
 800dc90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d803      	bhi.n	800dca0 <__any_on+0x36>
 800dc98:	2000      	movs	r0, #0
 800dc9a:	bd10      	pop	{r4, pc}
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	e7f7      	b.n	800dc90 <__any_on+0x26>
 800dca0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dca4:	2900      	cmp	r1, #0
 800dca6:	d0f5      	beq.n	800dc94 <__any_on+0x2a>
 800dca8:	2001      	movs	r0, #1
 800dcaa:	e7f6      	b.n	800dc9a <__any_on+0x30>

0800dcac <sulp>:
 800dcac:	b570      	push	{r4, r5, r6, lr}
 800dcae:	4604      	mov	r4, r0
 800dcb0:	460d      	mov	r5, r1
 800dcb2:	ec45 4b10 	vmov	d0, r4, r5
 800dcb6:	4616      	mov	r6, r2
 800dcb8:	f7ff feba 	bl	800da30 <__ulp>
 800dcbc:	ec51 0b10 	vmov	r0, r1, d0
 800dcc0:	b17e      	cbz	r6, 800dce2 <sulp+0x36>
 800dcc2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dcc6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	dd09      	ble.n	800dce2 <sulp+0x36>
 800dcce:	051b      	lsls	r3, r3, #20
 800dcd0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dcd4:	2400      	movs	r4, #0
 800dcd6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dcda:	4622      	mov	r2, r4
 800dcdc:	462b      	mov	r3, r5
 800dcde:	f7f2 fc93 	bl	8000608 <__aeabi_dmul>
 800dce2:	ec41 0b10 	vmov	d0, r0, r1
 800dce6:	bd70      	pop	{r4, r5, r6, pc}

0800dce8 <_strtod_l>:
 800dce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcec:	b09f      	sub	sp, #124	@ 0x7c
 800dcee:	460c      	mov	r4, r1
 800dcf0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	921a      	str	r2, [sp, #104]	@ 0x68
 800dcf6:	9005      	str	r0, [sp, #20]
 800dcf8:	f04f 0a00 	mov.w	sl, #0
 800dcfc:	f04f 0b00 	mov.w	fp, #0
 800dd00:	460a      	mov	r2, r1
 800dd02:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd04:	7811      	ldrb	r1, [r2, #0]
 800dd06:	292b      	cmp	r1, #43	@ 0x2b
 800dd08:	d04a      	beq.n	800dda0 <_strtod_l+0xb8>
 800dd0a:	d838      	bhi.n	800dd7e <_strtod_l+0x96>
 800dd0c:	290d      	cmp	r1, #13
 800dd0e:	d832      	bhi.n	800dd76 <_strtod_l+0x8e>
 800dd10:	2908      	cmp	r1, #8
 800dd12:	d832      	bhi.n	800dd7a <_strtod_l+0x92>
 800dd14:	2900      	cmp	r1, #0
 800dd16:	d03b      	beq.n	800dd90 <_strtod_l+0xa8>
 800dd18:	2200      	movs	r2, #0
 800dd1a:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd1c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dd1e:	782a      	ldrb	r2, [r5, #0]
 800dd20:	2a30      	cmp	r2, #48	@ 0x30
 800dd22:	f040 80b2 	bne.w	800de8a <_strtod_l+0x1a2>
 800dd26:	786a      	ldrb	r2, [r5, #1]
 800dd28:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dd2c:	2a58      	cmp	r2, #88	@ 0x58
 800dd2e:	d16e      	bne.n	800de0e <_strtod_l+0x126>
 800dd30:	9302      	str	r3, [sp, #8]
 800dd32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd34:	9301      	str	r3, [sp, #4]
 800dd36:	ab1a      	add	r3, sp, #104	@ 0x68
 800dd38:	9300      	str	r3, [sp, #0]
 800dd3a:	4a8f      	ldr	r2, [pc, #572]	@ (800df78 <_strtod_l+0x290>)
 800dd3c:	9805      	ldr	r0, [sp, #20]
 800dd3e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dd40:	a919      	add	r1, sp, #100	@ 0x64
 800dd42:	f001 f927 	bl	800ef94 <__gethex>
 800dd46:	f010 060f 	ands.w	r6, r0, #15
 800dd4a:	4604      	mov	r4, r0
 800dd4c:	d005      	beq.n	800dd5a <_strtod_l+0x72>
 800dd4e:	2e06      	cmp	r6, #6
 800dd50:	d128      	bne.n	800dda4 <_strtod_l+0xbc>
 800dd52:	3501      	adds	r5, #1
 800dd54:	2300      	movs	r3, #0
 800dd56:	9519      	str	r5, [sp, #100]	@ 0x64
 800dd58:	930e      	str	r3, [sp, #56]	@ 0x38
 800dd5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f040 858e 	bne.w	800e87e <_strtod_l+0xb96>
 800dd62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd64:	b1cb      	cbz	r3, 800dd9a <_strtod_l+0xb2>
 800dd66:	4652      	mov	r2, sl
 800dd68:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dd6c:	ec43 2b10 	vmov	d0, r2, r3
 800dd70:	b01f      	add	sp, #124	@ 0x7c
 800dd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd76:	2920      	cmp	r1, #32
 800dd78:	d1ce      	bne.n	800dd18 <_strtod_l+0x30>
 800dd7a:	3201      	adds	r2, #1
 800dd7c:	e7c1      	b.n	800dd02 <_strtod_l+0x1a>
 800dd7e:	292d      	cmp	r1, #45	@ 0x2d
 800dd80:	d1ca      	bne.n	800dd18 <_strtod_l+0x30>
 800dd82:	2101      	movs	r1, #1
 800dd84:	910e      	str	r1, [sp, #56]	@ 0x38
 800dd86:	1c51      	adds	r1, r2, #1
 800dd88:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd8a:	7852      	ldrb	r2, [r2, #1]
 800dd8c:	2a00      	cmp	r2, #0
 800dd8e:	d1c5      	bne.n	800dd1c <_strtod_l+0x34>
 800dd90:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd92:	9419      	str	r4, [sp, #100]	@ 0x64
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	f040 8570 	bne.w	800e87a <_strtod_l+0xb92>
 800dd9a:	4652      	mov	r2, sl
 800dd9c:	465b      	mov	r3, fp
 800dd9e:	e7e5      	b.n	800dd6c <_strtod_l+0x84>
 800dda0:	2100      	movs	r1, #0
 800dda2:	e7ef      	b.n	800dd84 <_strtod_l+0x9c>
 800dda4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dda6:	b13a      	cbz	r2, 800ddb8 <_strtod_l+0xd0>
 800dda8:	2135      	movs	r1, #53	@ 0x35
 800ddaa:	a81c      	add	r0, sp, #112	@ 0x70
 800ddac:	f7ff ff3a 	bl	800dc24 <__copybits>
 800ddb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ddb2:	9805      	ldr	r0, [sp, #20]
 800ddb4:	f7ff fb10 	bl	800d3d8 <_Bfree>
 800ddb8:	3e01      	subs	r6, #1
 800ddba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ddbc:	2e04      	cmp	r6, #4
 800ddbe:	d806      	bhi.n	800ddce <_strtod_l+0xe6>
 800ddc0:	e8df f006 	tbb	[pc, r6]
 800ddc4:	201d0314 	.word	0x201d0314
 800ddc8:	14          	.byte	0x14
 800ddc9:	00          	.byte	0x00
 800ddca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ddce:	05e1      	lsls	r1, r4, #23
 800ddd0:	bf48      	it	mi
 800ddd2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ddd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddda:	0d1b      	lsrs	r3, r3, #20
 800dddc:	051b      	lsls	r3, r3, #20
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d1bb      	bne.n	800dd5a <_strtod_l+0x72>
 800dde2:	f7fe fb2b 	bl	800c43c <__errno>
 800dde6:	2322      	movs	r3, #34	@ 0x22
 800dde8:	6003      	str	r3, [r0, #0]
 800ddea:	e7b6      	b.n	800dd5a <_strtod_l+0x72>
 800ddec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ddf0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ddf4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ddf8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ddfc:	e7e7      	b.n	800ddce <_strtod_l+0xe6>
 800ddfe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800df80 <_strtod_l+0x298>
 800de02:	e7e4      	b.n	800ddce <_strtod_l+0xe6>
 800de04:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800de08:	f04f 3aff 	mov.w	sl, #4294967295
 800de0c:	e7df      	b.n	800ddce <_strtod_l+0xe6>
 800de0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de10:	1c5a      	adds	r2, r3, #1
 800de12:	9219      	str	r2, [sp, #100]	@ 0x64
 800de14:	785b      	ldrb	r3, [r3, #1]
 800de16:	2b30      	cmp	r3, #48	@ 0x30
 800de18:	d0f9      	beq.n	800de0e <_strtod_l+0x126>
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d09d      	beq.n	800dd5a <_strtod_l+0x72>
 800de1e:	2301      	movs	r3, #1
 800de20:	2700      	movs	r7, #0
 800de22:	9308      	str	r3, [sp, #32]
 800de24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de26:	930c      	str	r3, [sp, #48]	@ 0x30
 800de28:	970b      	str	r7, [sp, #44]	@ 0x2c
 800de2a:	46b9      	mov	r9, r7
 800de2c:	220a      	movs	r2, #10
 800de2e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800de30:	7805      	ldrb	r5, [r0, #0]
 800de32:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800de36:	b2d9      	uxtb	r1, r3
 800de38:	2909      	cmp	r1, #9
 800de3a:	d928      	bls.n	800de8e <_strtod_l+0x1a6>
 800de3c:	494f      	ldr	r1, [pc, #316]	@ (800df7c <_strtod_l+0x294>)
 800de3e:	2201      	movs	r2, #1
 800de40:	f000 ffd6 	bl	800edf0 <strncmp>
 800de44:	2800      	cmp	r0, #0
 800de46:	d032      	beq.n	800deae <_strtod_l+0x1c6>
 800de48:	2000      	movs	r0, #0
 800de4a:	462a      	mov	r2, r5
 800de4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800de4e:	464d      	mov	r5, r9
 800de50:	4603      	mov	r3, r0
 800de52:	2a65      	cmp	r2, #101	@ 0x65
 800de54:	d001      	beq.n	800de5a <_strtod_l+0x172>
 800de56:	2a45      	cmp	r2, #69	@ 0x45
 800de58:	d114      	bne.n	800de84 <_strtod_l+0x19c>
 800de5a:	b91d      	cbnz	r5, 800de64 <_strtod_l+0x17c>
 800de5c:	9a08      	ldr	r2, [sp, #32]
 800de5e:	4302      	orrs	r2, r0
 800de60:	d096      	beq.n	800dd90 <_strtod_l+0xa8>
 800de62:	2500      	movs	r5, #0
 800de64:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800de66:	1c62      	adds	r2, r4, #1
 800de68:	9219      	str	r2, [sp, #100]	@ 0x64
 800de6a:	7862      	ldrb	r2, [r4, #1]
 800de6c:	2a2b      	cmp	r2, #43	@ 0x2b
 800de6e:	d07a      	beq.n	800df66 <_strtod_l+0x27e>
 800de70:	2a2d      	cmp	r2, #45	@ 0x2d
 800de72:	d07e      	beq.n	800df72 <_strtod_l+0x28a>
 800de74:	f04f 0c00 	mov.w	ip, #0
 800de78:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800de7c:	2909      	cmp	r1, #9
 800de7e:	f240 8085 	bls.w	800df8c <_strtod_l+0x2a4>
 800de82:	9419      	str	r4, [sp, #100]	@ 0x64
 800de84:	f04f 0800 	mov.w	r8, #0
 800de88:	e0a5      	b.n	800dfd6 <_strtod_l+0x2ee>
 800de8a:	2300      	movs	r3, #0
 800de8c:	e7c8      	b.n	800de20 <_strtod_l+0x138>
 800de8e:	f1b9 0f08 	cmp.w	r9, #8
 800de92:	bfd8      	it	le
 800de94:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800de96:	f100 0001 	add.w	r0, r0, #1
 800de9a:	bfda      	itte	le
 800de9c:	fb02 3301 	mlale	r3, r2, r1, r3
 800dea0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800dea2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800dea6:	f109 0901 	add.w	r9, r9, #1
 800deaa:	9019      	str	r0, [sp, #100]	@ 0x64
 800deac:	e7bf      	b.n	800de2e <_strtod_l+0x146>
 800deae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800deb0:	1c5a      	adds	r2, r3, #1
 800deb2:	9219      	str	r2, [sp, #100]	@ 0x64
 800deb4:	785a      	ldrb	r2, [r3, #1]
 800deb6:	f1b9 0f00 	cmp.w	r9, #0
 800deba:	d03b      	beq.n	800df34 <_strtod_l+0x24c>
 800debc:	900a      	str	r0, [sp, #40]	@ 0x28
 800debe:	464d      	mov	r5, r9
 800dec0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800dec4:	2b09      	cmp	r3, #9
 800dec6:	d912      	bls.n	800deee <_strtod_l+0x206>
 800dec8:	2301      	movs	r3, #1
 800deca:	e7c2      	b.n	800de52 <_strtod_l+0x16a>
 800decc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dece:	1c5a      	adds	r2, r3, #1
 800ded0:	9219      	str	r2, [sp, #100]	@ 0x64
 800ded2:	785a      	ldrb	r2, [r3, #1]
 800ded4:	3001      	adds	r0, #1
 800ded6:	2a30      	cmp	r2, #48	@ 0x30
 800ded8:	d0f8      	beq.n	800decc <_strtod_l+0x1e4>
 800deda:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800dede:	2b08      	cmp	r3, #8
 800dee0:	f200 84d2 	bhi.w	800e888 <_strtod_l+0xba0>
 800dee4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dee6:	900a      	str	r0, [sp, #40]	@ 0x28
 800dee8:	2000      	movs	r0, #0
 800deea:	930c      	str	r3, [sp, #48]	@ 0x30
 800deec:	4605      	mov	r5, r0
 800deee:	3a30      	subs	r2, #48	@ 0x30
 800def0:	f100 0301 	add.w	r3, r0, #1
 800def4:	d018      	beq.n	800df28 <_strtod_l+0x240>
 800def6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800def8:	4419      	add	r1, r3
 800defa:	910a      	str	r1, [sp, #40]	@ 0x28
 800defc:	462e      	mov	r6, r5
 800defe:	f04f 0e0a 	mov.w	lr, #10
 800df02:	1c71      	adds	r1, r6, #1
 800df04:	eba1 0c05 	sub.w	ip, r1, r5
 800df08:	4563      	cmp	r3, ip
 800df0a:	dc15      	bgt.n	800df38 <_strtod_l+0x250>
 800df0c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800df10:	182b      	adds	r3, r5, r0
 800df12:	2b08      	cmp	r3, #8
 800df14:	f105 0501 	add.w	r5, r5, #1
 800df18:	4405      	add	r5, r0
 800df1a:	dc1a      	bgt.n	800df52 <_strtod_l+0x26a>
 800df1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df1e:	230a      	movs	r3, #10
 800df20:	fb03 2301 	mla	r3, r3, r1, r2
 800df24:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df26:	2300      	movs	r3, #0
 800df28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df2a:	1c51      	adds	r1, r2, #1
 800df2c:	9119      	str	r1, [sp, #100]	@ 0x64
 800df2e:	7852      	ldrb	r2, [r2, #1]
 800df30:	4618      	mov	r0, r3
 800df32:	e7c5      	b.n	800dec0 <_strtod_l+0x1d8>
 800df34:	4648      	mov	r0, r9
 800df36:	e7ce      	b.n	800ded6 <_strtod_l+0x1ee>
 800df38:	2e08      	cmp	r6, #8
 800df3a:	dc05      	bgt.n	800df48 <_strtod_l+0x260>
 800df3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800df3e:	fb0e f606 	mul.w	r6, lr, r6
 800df42:	960b      	str	r6, [sp, #44]	@ 0x2c
 800df44:	460e      	mov	r6, r1
 800df46:	e7dc      	b.n	800df02 <_strtod_l+0x21a>
 800df48:	2910      	cmp	r1, #16
 800df4a:	bfd8      	it	le
 800df4c:	fb0e f707 	mulle.w	r7, lr, r7
 800df50:	e7f8      	b.n	800df44 <_strtod_l+0x25c>
 800df52:	2b0f      	cmp	r3, #15
 800df54:	bfdc      	itt	le
 800df56:	230a      	movle	r3, #10
 800df58:	fb03 2707 	mlale	r7, r3, r7, r2
 800df5c:	e7e3      	b.n	800df26 <_strtod_l+0x23e>
 800df5e:	2300      	movs	r3, #0
 800df60:	930a      	str	r3, [sp, #40]	@ 0x28
 800df62:	2301      	movs	r3, #1
 800df64:	e77a      	b.n	800de5c <_strtod_l+0x174>
 800df66:	f04f 0c00 	mov.w	ip, #0
 800df6a:	1ca2      	adds	r2, r4, #2
 800df6c:	9219      	str	r2, [sp, #100]	@ 0x64
 800df6e:	78a2      	ldrb	r2, [r4, #2]
 800df70:	e782      	b.n	800de78 <_strtod_l+0x190>
 800df72:	f04f 0c01 	mov.w	ip, #1
 800df76:	e7f8      	b.n	800df6a <_strtod_l+0x282>
 800df78:	0800febc 	.word	0x0800febc
 800df7c:	0800fcef 	.word	0x0800fcef
 800df80:	7ff00000 	.word	0x7ff00000
 800df84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df86:	1c51      	adds	r1, r2, #1
 800df88:	9119      	str	r1, [sp, #100]	@ 0x64
 800df8a:	7852      	ldrb	r2, [r2, #1]
 800df8c:	2a30      	cmp	r2, #48	@ 0x30
 800df8e:	d0f9      	beq.n	800df84 <_strtod_l+0x29c>
 800df90:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800df94:	2908      	cmp	r1, #8
 800df96:	f63f af75 	bhi.w	800de84 <_strtod_l+0x19c>
 800df9a:	3a30      	subs	r2, #48	@ 0x30
 800df9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800df9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfa0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800dfa2:	f04f 080a 	mov.w	r8, #10
 800dfa6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfa8:	1c56      	adds	r6, r2, #1
 800dfaa:	9619      	str	r6, [sp, #100]	@ 0x64
 800dfac:	7852      	ldrb	r2, [r2, #1]
 800dfae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800dfb2:	f1be 0f09 	cmp.w	lr, #9
 800dfb6:	d939      	bls.n	800e02c <_strtod_l+0x344>
 800dfb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800dfba:	1a76      	subs	r6, r6, r1
 800dfbc:	2e08      	cmp	r6, #8
 800dfbe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800dfc2:	dc03      	bgt.n	800dfcc <_strtod_l+0x2e4>
 800dfc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dfc6:	4588      	cmp	r8, r1
 800dfc8:	bfa8      	it	ge
 800dfca:	4688      	movge	r8, r1
 800dfcc:	f1bc 0f00 	cmp.w	ip, #0
 800dfd0:	d001      	beq.n	800dfd6 <_strtod_l+0x2ee>
 800dfd2:	f1c8 0800 	rsb	r8, r8, #0
 800dfd6:	2d00      	cmp	r5, #0
 800dfd8:	d14e      	bne.n	800e078 <_strtod_l+0x390>
 800dfda:	9908      	ldr	r1, [sp, #32]
 800dfdc:	4308      	orrs	r0, r1
 800dfde:	f47f aebc 	bne.w	800dd5a <_strtod_l+0x72>
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	f47f aed4 	bne.w	800dd90 <_strtod_l+0xa8>
 800dfe8:	2a69      	cmp	r2, #105	@ 0x69
 800dfea:	d028      	beq.n	800e03e <_strtod_l+0x356>
 800dfec:	dc25      	bgt.n	800e03a <_strtod_l+0x352>
 800dfee:	2a49      	cmp	r2, #73	@ 0x49
 800dff0:	d025      	beq.n	800e03e <_strtod_l+0x356>
 800dff2:	2a4e      	cmp	r2, #78	@ 0x4e
 800dff4:	f47f aecc 	bne.w	800dd90 <_strtod_l+0xa8>
 800dff8:	499a      	ldr	r1, [pc, #616]	@ (800e264 <_strtod_l+0x57c>)
 800dffa:	a819      	add	r0, sp, #100	@ 0x64
 800dffc:	f001 f9ec 	bl	800f3d8 <__match>
 800e000:	2800      	cmp	r0, #0
 800e002:	f43f aec5 	beq.w	800dd90 <_strtod_l+0xa8>
 800e006:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e008:	781b      	ldrb	r3, [r3, #0]
 800e00a:	2b28      	cmp	r3, #40	@ 0x28
 800e00c:	d12e      	bne.n	800e06c <_strtod_l+0x384>
 800e00e:	4996      	ldr	r1, [pc, #600]	@ (800e268 <_strtod_l+0x580>)
 800e010:	aa1c      	add	r2, sp, #112	@ 0x70
 800e012:	a819      	add	r0, sp, #100	@ 0x64
 800e014:	f001 f9f4 	bl	800f400 <__hexnan>
 800e018:	2805      	cmp	r0, #5
 800e01a:	d127      	bne.n	800e06c <_strtod_l+0x384>
 800e01c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e01e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e022:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e026:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e02a:	e696      	b.n	800dd5a <_strtod_l+0x72>
 800e02c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e02e:	fb08 2101 	mla	r1, r8, r1, r2
 800e032:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e036:	9209      	str	r2, [sp, #36]	@ 0x24
 800e038:	e7b5      	b.n	800dfa6 <_strtod_l+0x2be>
 800e03a:	2a6e      	cmp	r2, #110	@ 0x6e
 800e03c:	e7da      	b.n	800dff4 <_strtod_l+0x30c>
 800e03e:	498b      	ldr	r1, [pc, #556]	@ (800e26c <_strtod_l+0x584>)
 800e040:	a819      	add	r0, sp, #100	@ 0x64
 800e042:	f001 f9c9 	bl	800f3d8 <__match>
 800e046:	2800      	cmp	r0, #0
 800e048:	f43f aea2 	beq.w	800dd90 <_strtod_l+0xa8>
 800e04c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e04e:	4988      	ldr	r1, [pc, #544]	@ (800e270 <_strtod_l+0x588>)
 800e050:	3b01      	subs	r3, #1
 800e052:	a819      	add	r0, sp, #100	@ 0x64
 800e054:	9319      	str	r3, [sp, #100]	@ 0x64
 800e056:	f001 f9bf 	bl	800f3d8 <__match>
 800e05a:	b910      	cbnz	r0, 800e062 <_strtod_l+0x37a>
 800e05c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e05e:	3301      	adds	r3, #1
 800e060:	9319      	str	r3, [sp, #100]	@ 0x64
 800e062:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e280 <_strtod_l+0x598>
 800e066:	f04f 0a00 	mov.w	sl, #0
 800e06a:	e676      	b.n	800dd5a <_strtod_l+0x72>
 800e06c:	4881      	ldr	r0, [pc, #516]	@ (800e274 <_strtod_l+0x58c>)
 800e06e:	f000 feef 	bl	800ee50 <nan>
 800e072:	ec5b ab10 	vmov	sl, fp, d0
 800e076:	e670      	b.n	800dd5a <_strtod_l+0x72>
 800e078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e07a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e07c:	eba8 0303 	sub.w	r3, r8, r3
 800e080:	f1b9 0f00 	cmp.w	r9, #0
 800e084:	bf08      	it	eq
 800e086:	46a9      	moveq	r9, r5
 800e088:	2d10      	cmp	r5, #16
 800e08a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e08c:	462c      	mov	r4, r5
 800e08e:	bfa8      	it	ge
 800e090:	2410      	movge	r4, #16
 800e092:	f7f2 fa3f 	bl	8000514 <__aeabi_ui2d>
 800e096:	2d09      	cmp	r5, #9
 800e098:	4682      	mov	sl, r0
 800e09a:	468b      	mov	fp, r1
 800e09c:	dc13      	bgt.n	800e0c6 <_strtod_l+0x3de>
 800e09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	f43f ae5a 	beq.w	800dd5a <_strtod_l+0x72>
 800e0a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0a8:	dd78      	ble.n	800e19c <_strtod_l+0x4b4>
 800e0aa:	2b16      	cmp	r3, #22
 800e0ac:	dc5f      	bgt.n	800e16e <_strtod_l+0x486>
 800e0ae:	4972      	ldr	r1, [pc, #456]	@ (800e278 <_strtod_l+0x590>)
 800e0b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e0b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0b8:	4652      	mov	r2, sl
 800e0ba:	465b      	mov	r3, fp
 800e0bc:	f7f2 faa4 	bl	8000608 <__aeabi_dmul>
 800e0c0:	4682      	mov	sl, r0
 800e0c2:	468b      	mov	fp, r1
 800e0c4:	e649      	b.n	800dd5a <_strtod_l+0x72>
 800e0c6:	4b6c      	ldr	r3, [pc, #432]	@ (800e278 <_strtod_l+0x590>)
 800e0c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e0cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e0d0:	f7f2 fa9a 	bl	8000608 <__aeabi_dmul>
 800e0d4:	4682      	mov	sl, r0
 800e0d6:	4638      	mov	r0, r7
 800e0d8:	468b      	mov	fp, r1
 800e0da:	f7f2 fa1b 	bl	8000514 <__aeabi_ui2d>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	4650      	mov	r0, sl
 800e0e4:	4659      	mov	r1, fp
 800e0e6:	f7f2 f8d9 	bl	800029c <__adddf3>
 800e0ea:	2d0f      	cmp	r5, #15
 800e0ec:	4682      	mov	sl, r0
 800e0ee:	468b      	mov	fp, r1
 800e0f0:	ddd5      	ble.n	800e09e <_strtod_l+0x3b6>
 800e0f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0f4:	1b2c      	subs	r4, r5, r4
 800e0f6:	441c      	add	r4, r3
 800e0f8:	2c00      	cmp	r4, #0
 800e0fa:	f340 8093 	ble.w	800e224 <_strtod_l+0x53c>
 800e0fe:	f014 030f 	ands.w	r3, r4, #15
 800e102:	d00a      	beq.n	800e11a <_strtod_l+0x432>
 800e104:	495c      	ldr	r1, [pc, #368]	@ (800e278 <_strtod_l+0x590>)
 800e106:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e10a:	4652      	mov	r2, sl
 800e10c:	465b      	mov	r3, fp
 800e10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e112:	f7f2 fa79 	bl	8000608 <__aeabi_dmul>
 800e116:	4682      	mov	sl, r0
 800e118:	468b      	mov	fp, r1
 800e11a:	f034 040f 	bics.w	r4, r4, #15
 800e11e:	d073      	beq.n	800e208 <_strtod_l+0x520>
 800e120:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e124:	dd49      	ble.n	800e1ba <_strtod_l+0x4d2>
 800e126:	2400      	movs	r4, #0
 800e128:	46a0      	mov	r8, r4
 800e12a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e12c:	46a1      	mov	r9, r4
 800e12e:	9a05      	ldr	r2, [sp, #20]
 800e130:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e280 <_strtod_l+0x598>
 800e134:	2322      	movs	r3, #34	@ 0x22
 800e136:	6013      	str	r3, [r2, #0]
 800e138:	f04f 0a00 	mov.w	sl, #0
 800e13c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e13e:	2b00      	cmp	r3, #0
 800e140:	f43f ae0b 	beq.w	800dd5a <_strtod_l+0x72>
 800e144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e146:	9805      	ldr	r0, [sp, #20]
 800e148:	f7ff f946 	bl	800d3d8 <_Bfree>
 800e14c:	9805      	ldr	r0, [sp, #20]
 800e14e:	4649      	mov	r1, r9
 800e150:	f7ff f942 	bl	800d3d8 <_Bfree>
 800e154:	9805      	ldr	r0, [sp, #20]
 800e156:	4641      	mov	r1, r8
 800e158:	f7ff f93e 	bl	800d3d8 <_Bfree>
 800e15c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e15e:	9805      	ldr	r0, [sp, #20]
 800e160:	f7ff f93a 	bl	800d3d8 <_Bfree>
 800e164:	9805      	ldr	r0, [sp, #20]
 800e166:	4621      	mov	r1, r4
 800e168:	f7ff f936 	bl	800d3d8 <_Bfree>
 800e16c:	e5f5      	b.n	800dd5a <_strtod_l+0x72>
 800e16e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e170:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e174:	4293      	cmp	r3, r2
 800e176:	dbbc      	blt.n	800e0f2 <_strtod_l+0x40a>
 800e178:	4c3f      	ldr	r4, [pc, #252]	@ (800e278 <_strtod_l+0x590>)
 800e17a:	f1c5 050f 	rsb	r5, r5, #15
 800e17e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e182:	4652      	mov	r2, sl
 800e184:	465b      	mov	r3, fp
 800e186:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e18a:	f7f2 fa3d 	bl	8000608 <__aeabi_dmul>
 800e18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e190:	1b5d      	subs	r5, r3, r5
 800e192:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e196:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e19a:	e78f      	b.n	800e0bc <_strtod_l+0x3d4>
 800e19c:	3316      	adds	r3, #22
 800e19e:	dba8      	blt.n	800e0f2 <_strtod_l+0x40a>
 800e1a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1a2:	eba3 0808 	sub.w	r8, r3, r8
 800e1a6:	4b34      	ldr	r3, [pc, #208]	@ (800e278 <_strtod_l+0x590>)
 800e1a8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e1ac:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e1b0:	4650      	mov	r0, sl
 800e1b2:	4659      	mov	r1, fp
 800e1b4:	f7f2 fb52 	bl	800085c <__aeabi_ddiv>
 800e1b8:	e782      	b.n	800e0c0 <_strtod_l+0x3d8>
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	4f2f      	ldr	r7, [pc, #188]	@ (800e27c <_strtod_l+0x594>)
 800e1be:	1124      	asrs	r4, r4, #4
 800e1c0:	4650      	mov	r0, sl
 800e1c2:	4659      	mov	r1, fp
 800e1c4:	461e      	mov	r6, r3
 800e1c6:	2c01      	cmp	r4, #1
 800e1c8:	dc21      	bgt.n	800e20e <_strtod_l+0x526>
 800e1ca:	b10b      	cbz	r3, 800e1d0 <_strtod_l+0x4e8>
 800e1cc:	4682      	mov	sl, r0
 800e1ce:	468b      	mov	fp, r1
 800e1d0:	492a      	ldr	r1, [pc, #168]	@ (800e27c <_strtod_l+0x594>)
 800e1d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e1d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e1da:	4652      	mov	r2, sl
 800e1dc:	465b      	mov	r3, fp
 800e1de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1e2:	f7f2 fa11 	bl	8000608 <__aeabi_dmul>
 800e1e6:	4b26      	ldr	r3, [pc, #152]	@ (800e280 <_strtod_l+0x598>)
 800e1e8:	460a      	mov	r2, r1
 800e1ea:	400b      	ands	r3, r1
 800e1ec:	4925      	ldr	r1, [pc, #148]	@ (800e284 <_strtod_l+0x59c>)
 800e1ee:	428b      	cmp	r3, r1
 800e1f0:	4682      	mov	sl, r0
 800e1f2:	d898      	bhi.n	800e126 <_strtod_l+0x43e>
 800e1f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e1f8:	428b      	cmp	r3, r1
 800e1fa:	bf86      	itte	hi
 800e1fc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e288 <_strtod_l+0x5a0>
 800e200:	f04f 3aff 	movhi.w	sl, #4294967295
 800e204:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e208:	2300      	movs	r3, #0
 800e20a:	9308      	str	r3, [sp, #32]
 800e20c:	e076      	b.n	800e2fc <_strtod_l+0x614>
 800e20e:	07e2      	lsls	r2, r4, #31
 800e210:	d504      	bpl.n	800e21c <_strtod_l+0x534>
 800e212:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e216:	f7f2 f9f7 	bl	8000608 <__aeabi_dmul>
 800e21a:	2301      	movs	r3, #1
 800e21c:	3601      	adds	r6, #1
 800e21e:	1064      	asrs	r4, r4, #1
 800e220:	3708      	adds	r7, #8
 800e222:	e7d0      	b.n	800e1c6 <_strtod_l+0x4de>
 800e224:	d0f0      	beq.n	800e208 <_strtod_l+0x520>
 800e226:	4264      	negs	r4, r4
 800e228:	f014 020f 	ands.w	r2, r4, #15
 800e22c:	d00a      	beq.n	800e244 <_strtod_l+0x55c>
 800e22e:	4b12      	ldr	r3, [pc, #72]	@ (800e278 <_strtod_l+0x590>)
 800e230:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e234:	4650      	mov	r0, sl
 800e236:	4659      	mov	r1, fp
 800e238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e23c:	f7f2 fb0e 	bl	800085c <__aeabi_ddiv>
 800e240:	4682      	mov	sl, r0
 800e242:	468b      	mov	fp, r1
 800e244:	1124      	asrs	r4, r4, #4
 800e246:	d0df      	beq.n	800e208 <_strtod_l+0x520>
 800e248:	2c1f      	cmp	r4, #31
 800e24a:	dd1f      	ble.n	800e28c <_strtod_l+0x5a4>
 800e24c:	2400      	movs	r4, #0
 800e24e:	46a0      	mov	r8, r4
 800e250:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e252:	46a1      	mov	r9, r4
 800e254:	9a05      	ldr	r2, [sp, #20]
 800e256:	2322      	movs	r3, #34	@ 0x22
 800e258:	f04f 0a00 	mov.w	sl, #0
 800e25c:	f04f 0b00 	mov.w	fp, #0
 800e260:	6013      	str	r3, [r2, #0]
 800e262:	e76b      	b.n	800e13c <_strtod_l+0x454>
 800e264:	0800fbdd 	.word	0x0800fbdd
 800e268:	0800fea8 	.word	0x0800fea8
 800e26c:	0800fbd5 	.word	0x0800fbd5
 800e270:	0800fc0c 	.word	0x0800fc0c
 800e274:	0800fd45 	.word	0x0800fd45
 800e278:	0800fde0 	.word	0x0800fde0
 800e27c:	0800fdb8 	.word	0x0800fdb8
 800e280:	7ff00000 	.word	0x7ff00000
 800e284:	7ca00000 	.word	0x7ca00000
 800e288:	7fefffff 	.word	0x7fefffff
 800e28c:	f014 0310 	ands.w	r3, r4, #16
 800e290:	bf18      	it	ne
 800e292:	236a      	movne	r3, #106	@ 0x6a
 800e294:	4ea9      	ldr	r6, [pc, #676]	@ (800e53c <_strtod_l+0x854>)
 800e296:	9308      	str	r3, [sp, #32]
 800e298:	4650      	mov	r0, sl
 800e29a:	4659      	mov	r1, fp
 800e29c:	2300      	movs	r3, #0
 800e29e:	07e7      	lsls	r7, r4, #31
 800e2a0:	d504      	bpl.n	800e2ac <_strtod_l+0x5c4>
 800e2a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e2a6:	f7f2 f9af 	bl	8000608 <__aeabi_dmul>
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	1064      	asrs	r4, r4, #1
 800e2ae:	f106 0608 	add.w	r6, r6, #8
 800e2b2:	d1f4      	bne.n	800e29e <_strtod_l+0x5b6>
 800e2b4:	b10b      	cbz	r3, 800e2ba <_strtod_l+0x5d2>
 800e2b6:	4682      	mov	sl, r0
 800e2b8:	468b      	mov	fp, r1
 800e2ba:	9b08      	ldr	r3, [sp, #32]
 800e2bc:	b1b3      	cbz	r3, 800e2ec <_strtod_l+0x604>
 800e2be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e2c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	4659      	mov	r1, fp
 800e2ca:	dd0f      	ble.n	800e2ec <_strtod_l+0x604>
 800e2cc:	2b1f      	cmp	r3, #31
 800e2ce:	dd56      	ble.n	800e37e <_strtod_l+0x696>
 800e2d0:	2b34      	cmp	r3, #52	@ 0x34
 800e2d2:	bfde      	ittt	le
 800e2d4:	f04f 33ff 	movle.w	r3, #4294967295
 800e2d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e2dc:	4093      	lslle	r3, r2
 800e2de:	f04f 0a00 	mov.w	sl, #0
 800e2e2:	bfcc      	ite	gt
 800e2e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e2e8:	ea03 0b01 	andle.w	fp, r3, r1
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	4650      	mov	r0, sl
 800e2f2:	4659      	mov	r1, fp
 800e2f4:	f7f2 fbf0 	bl	8000ad8 <__aeabi_dcmpeq>
 800e2f8:	2800      	cmp	r0, #0
 800e2fa:	d1a7      	bne.n	800e24c <_strtod_l+0x564>
 800e2fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2fe:	9300      	str	r3, [sp, #0]
 800e300:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e302:	9805      	ldr	r0, [sp, #20]
 800e304:	462b      	mov	r3, r5
 800e306:	464a      	mov	r2, r9
 800e308:	f7ff f8ce 	bl	800d4a8 <__s2b>
 800e30c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e30e:	2800      	cmp	r0, #0
 800e310:	f43f af09 	beq.w	800e126 <_strtod_l+0x43e>
 800e314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e316:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e318:	2a00      	cmp	r2, #0
 800e31a:	eba3 0308 	sub.w	r3, r3, r8
 800e31e:	bfa8      	it	ge
 800e320:	2300      	movge	r3, #0
 800e322:	9312      	str	r3, [sp, #72]	@ 0x48
 800e324:	2400      	movs	r4, #0
 800e326:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e32a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e32c:	46a0      	mov	r8, r4
 800e32e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e330:	9805      	ldr	r0, [sp, #20]
 800e332:	6859      	ldr	r1, [r3, #4]
 800e334:	f7ff f810 	bl	800d358 <_Balloc>
 800e338:	4681      	mov	r9, r0
 800e33a:	2800      	cmp	r0, #0
 800e33c:	f43f aef7 	beq.w	800e12e <_strtod_l+0x446>
 800e340:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e342:	691a      	ldr	r2, [r3, #16]
 800e344:	3202      	adds	r2, #2
 800e346:	f103 010c 	add.w	r1, r3, #12
 800e34a:	0092      	lsls	r2, r2, #2
 800e34c:	300c      	adds	r0, #12
 800e34e:	f000 fd71 	bl	800ee34 <memcpy>
 800e352:	ec4b ab10 	vmov	d0, sl, fp
 800e356:	9805      	ldr	r0, [sp, #20]
 800e358:	aa1c      	add	r2, sp, #112	@ 0x70
 800e35a:	a91b      	add	r1, sp, #108	@ 0x6c
 800e35c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e360:	f7ff fbd6 	bl	800db10 <__d2b>
 800e364:	901a      	str	r0, [sp, #104]	@ 0x68
 800e366:	2800      	cmp	r0, #0
 800e368:	f43f aee1 	beq.w	800e12e <_strtod_l+0x446>
 800e36c:	9805      	ldr	r0, [sp, #20]
 800e36e:	2101      	movs	r1, #1
 800e370:	f7ff f930 	bl	800d5d4 <__i2b>
 800e374:	4680      	mov	r8, r0
 800e376:	b948      	cbnz	r0, 800e38c <_strtod_l+0x6a4>
 800e378:	f04f 0800 	mov.w	r8, #0
 800e37c:	e6d7      	b.n	800e12e <_strtod_l+0x446>
 800e37e:	f04f 32ff 	mov.w	r2, #4294967295
 800e382:	fa02 f303 	lsl.w	r3, r2, r3
 800e386:	ea03 0a0a 	and.w	sl, r3, sl
 800e38a:	e7af      	b.n	800e2ec <_strtod_l+0x604>
 800e38c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e38e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e390:	2d00      	cmp	r5, #0
 800e392:	bfab      	itete	ge
 800e394:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e396:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e398:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e39a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e39c:	bfac      	ite	ge
 800e39e:	18ef      	addge	r7, r5, r3
 800e3a0:	1b5e      	sublt	r6, r3, r5
 800e3a2:	9b08      	ldr	r3, [sp, #32]
 800e3a4:	1aed      	subs	r5, r5, r3
 800e3a6:	4415      	add	r5, r2
 800e3a8:	4b65      	ldr	r3, [pc, #404]	@ (800e540 <_strtod_l+0x858>)
 800e3aa:	3d01      	subs	r5, #1
 800e3ac:	429d      	cmp	r5, r3
 800e3ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e3b2:	da50      	bge.n	800e456 <_strtod_l+0x76e>
 800e3b4:	1b5b      	subs	r3, r3, r5
 800e3b6:	2b1f      	cmp	r3, #31
 800e3b8:	eba2 0203 	sub.w	r2, r2, r3
 800e3bc:	f04f 0101 	mov.w	r1, #1
 800e3c0:	dc3d      	bgt.n	800e43e <_strtod_l+0x756>
 800e3c2:	fa01 f303 	lsl.w	r3, r1, r3
 800e3c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3cc:	18bd      	adds	r5, r7, r2
 800e3ce:	9b08      	ldr	r3, [sp, #32]
 800e3d0:	42af      	cmp	r7, r5
 800e3d2:	4416      	add	r6, r2
 800e3d4:	441e      	add	r6, r3
 800e3d6:	463b      	mov	r3, r7
 800e3d8:	bfa8      	it	ge
 800e3da:	462b      	movge	r3, r5
 800e3dc:	42b3      	cmp	r3, r6
 800e3de:	bfa8      	it	ge
 800e3e0:	4633      	movge	r3, r6
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	bfc2      	ittt	gt
 800e3e6:	1aed      	subgt	r5, r5, r3
 800e3e8:	1af6      	subgt	r6, r6, r3
 800e3ea:	1aff      	subgt	r7, r7, r3
 800e3ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	dd16      	ble.n	800e420 <_strtod_l+0x738>
 800e3f2:	4641      	mov	r1, r8
 800e3f4:	9805      	ldr	r0, [sp, #20]
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	f7ff f9a4 	bl	800d744 <__pow5mult>
 800e3fc:	4680      	mov	r8, r0
 800e3fe:	2800      	cmp	r0, #0
 800e400:	d0ba      	beq.n	800e378 <_strtod_l+0x690>
 800e402:	4601      	mov	r1, r0
 800e404:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e406:	9805      	ldr	r0, [sp, #20]
 800e408:	f7ff f8fa 	bl	800d600 <__multiply>
 800e40c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e40e:	2800      	cmp	r0, #0
 800e410:	f43f ae8d 	beq.w	800e12e <_strtod_l+0x446>
 800e414:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e416:	9805      	ldr	r0, [sp, #20]
 800e418:	f7fe ffde 	bl	800d3d8 <_Bfree>
 800e41c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e41e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e420:	2d00      	cmp	r5, #0
 800e422:	dc1d      	bgt.n	800e460 <_strtod_l+0x778>
 800e424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e426:	2b00      	cmp	r3, #0
 800e428:	dd23      	ble.n	800e472 <_strtod_l+0x78a>
 800e42a:	4649      	mov	r1, r9
 800e42c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e42e:	9805      	ldr	r0, [sp, #20]
 800e430:	f7ff f988 	bl	800d744 <__pow5mult>
 800e434:	4681      	mov	r9, r0
 800e436:	b9e0      	cbnz	r0, 800e472 <_strtod_l+0x78a>
 800e438:	f04f 0900 	mov.w	r9, #0
 800e43c:	e677      	b.n	800e12e <_strtod_l+0x446>
 800e43e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e442:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e446:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e44a:	35e2      	adds	r5, #226	@ 0xe2
 800e44c:	fa01 f305 	lsl.w	r3, r1, r5
 800e450:	9310      	str	r3, [sp, #64]	@ 0x40
 800e452:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e454:	e7ba      	b.n	800e3cc <_strtod_l+0x6e4>
 800e456:	2300      	movs	r3, #0
 800e458:	9310      	str	r3, [sp, #64]	@ 0x40
 800e45a:	2301      	movs	r3, #1
 800e45c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e45e:	e7b5      	b.n	800e3cc <_strtod_l+0x6e4>
 800e460:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e462:	9805      	ldr	r0, [sp, #20]
 800e464:	462a      	mov	r2, r5
 800e466:	f7ff f9c7 	bl	800d7f8 <__lshift>
 800e46a:	901a      	str	r0, [sp, #104]	@ 0x68
 800e46c:	2800      	cmp	r0, #0
 800e46e:	d1d9      	bne.n	800e424 <_strtod_l+0x73c>
 800e470:	e65d      	b.n	800e12e <_strtod_l+0x446>
 800e472:	2e00      	cmp	r6, #0
 800e474:	dd07      	ble.n	800e486 <_strtod_l+0x79e>
 800e476:	4649      	mov	r1, r9
 800e478:	9805      	ldr	r0, [sp, #20]
 800e47a:	4632      	mov	r2, r6
 800e47c:	f7ff f9bc 	bl	800d7f8 <__lshift>
 800e480:	4681      	mov	r9, r0
 800e482:	2800      	cmp	r0, #0
 800e484:	d0d8      	beq.n	800e438 <_strtod_l+0x750>
 800e486:	2f00      	cmp	r7, #0
 800e488:	dd08      	ble.n	800e49c <_strtod_l+0x7b4>
 800e48a:	4641      	mov	r1, r8
 800e48c:	9805      	ldr	r0, [sp, #20]
 800e48e:	463a      	mov	r2, r7
 800e490:	f7ff f9b2 	bl	800d7f8 <__lshift>
 800e494:	4680      	mov	r8, r0
 800e496:	2800      	cmp	r0, #0
 800e498:	f43f ae49 	beq.w	800e12e <_strtod_l+0x446>
 800e49c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e49e:	9805      	ldr	r0, [sp, #20]
 800e4a0:	464a      	mov	r2, r9
 800e4a2:	f7ff fa31 	bl	800d908 <__mdiff>
 800e4a6:	4604      	mov	r4, r0
 800e4a8:	2800      	cmp	r0, #0
 800e4aa:	f43f ae40 	beq.w	800e12e <_strtod_l+0x446>
 800e4ae:	68c3      	ldr	r3, [r0, #12]
 800e4b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	60c3      	str	r3, [r0, #12]
 800e4b6:	4641      	mov	r1, r8
 800e4b8:	f7ff fa0a 	bl	800d8d0 <__mcmp>
 800e4bc:	2800      	cmp	r0, #0
 800e4be:	da45      	bge.n	800e54c <_strtod_l+0x864>
 800e4c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4c2:	ea53 030a 	orrs.w	r3, r3, sl
 800e4c6:	d16b      	bne.n	800e5a0 <_strtod_l+0x8b8>
 800e4c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d167      	bne.n	800e5a0 <_strtod_l+0x8b8>
 800e4d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e4d4:	0d1b      	lsrs	r3, r3, #20
 800e4d6:	051b      	lsls	r3, r3, #20
 800e4d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e4dc:	d960      	bls.n	800e5a0 <_strtod_l+0x8b8>
 800e4de:	6963      	ldr	r3, [r4, #20]
 800e4e0:	b913      	cbnz	r3, 800e4e8 <_strtod_l+0x800>
 800e4e2:	6923      	ldr	r3, [r4, #16]
 800e4e4:	2b01      	cmp	r3, #1
 800e4e6:	dd5b      	ble.n	800e5a0 <_strtod_l+0x8b8>
 800e4e8:	4621      	mov	r1, r4
 800e4ea:	2201      	movs	r2, #1
 800e4ec:	9805      	ldr	r0, [sp, #20]
 800e4ee:	f7ff f983 	bl	800d7f8 <__lshift>
 800e4f2:	4641      	mov	r1, r8
 800e4f4:	4604      	mov	r4, r0
 800e4f6:	f7ff f9eb 	bl	800d8d0 <__mcmp>
 800e4fa:	2800      	cmp	r0, #0
 800e4fc:	dd50      	ble.n	800e5a0 <_strtod_l+0x8b8>
 800e4fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e502:	9a08      	ldr	r2, [sp, #32]
 800e504:	0d1b      	lsrs	r3, r3, #20
 800e506:	051b      	lsls	r3, r3, #20
 800e508:	2a00      	cmp	r2, #0
 800e50a:	d06a      	beq.n	800e5e2 <_strtod_l+0x8fa>
 800e50c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e510:	d867      	bhi.n	800e5e2 <_strtod_l+0x8fa>
 800e512:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e516:	f67f ae9d 	bls.w	800e254 <_strtod_l+0x56c>
 800e51a:	4b0a      	ldr	r3, [pc, #40]	@ (800e544 <_strtod_l+0x85c>)
 800e51c:	4650      	mov	r0, sl
 800e51e:	4659      	mov	r1, fp
 800e520:	2200      	movs	r2, #0
 800e522:	f7f2 f871 	bl	8000608 <__aeabi_dmul>
 800e526:	4b08      	ldr	r3, [pc, #32]	@ (800e548 <_strtod_l+0x860>)
 800e528:	400b      	ands	r3, r1
 800e52a:	4682      	mov	sl, r0
 800e52c:	468b      	mov	fp, r1
 800e52e:	2b00      	cmp	r3, #0
 800e530:	f47f ae08 	bne.w	800e144 <_strtod_l+0x45c>
 800e534:	9a05      	ldr	r2, [sp, #20]
 800e536:	2322      	movs	r3, #34	@ 0x22
 800e538:	6013      	str	r3, [r2, #0]
 800e53a:	e603      	b.n	800e144 <_strtod_l+0x45c>
 800e53c:	0800fed0 	.word	0x0800fed0
 800e540:	fffffc02 	.word	0xfffffc02
 800e544:	39500000 	.word	0x39500000
 800e548:	7ff00000 	.word	0x7ff00000
 800e54c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e550:	d165      	bne.n	800e61e <_strtod_l+0x936>
 800e552:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e554:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e558:	b35a      	cbz	r2, 800e5b2 <_strtod_l+0x8ca>
 800e55a:	4a9f      	ldr	r2, [pc, #636]	@ (800e7d8 <_strtod_l+0xaf0>)
 800e55c:	4293      	cmp	r3, r2
 800e55e:	d12b      	bne.n	800e5b8 <_strtod_l+0x8d0>
 800e560:	9b08      	ldr	r3, [sp, #32]
 800e562:	4651      	mov	r1, sl
 800e564:	b303      	cbz	r3, 800e5a8 <_strtod_l+0x8c0>
 800e566:	4b9d      	ldr	r3, [pc, #628]	@ (800e7dc <_strtod_l+0xaf4>)
 800e568:	465a      	mov	r2, fp
 800e56a:	4013      	ands	r3, r2
 800e56c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e570:	f04f 32ff 	mov.w	r2, #4294967295
 800e574:	d81b      	bhi.n	800e5ae <_strtod_l+0x8c6>
 800e576:	0d1b      	lsrs	r3, r3, #20
 800e578:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e57c:	fa02 f303 	lsl.w	r3, r2, r3
 800e580:	4299      	cmp	r1, r3
 800e582:	d119      	bne.n	800e5b8 <_strtod_l+0x8d0>
 800e584:	4b96      	ldr	r3, [pc, #600]	@ (800e7e0 <_strtod_l+0xaf8>)
 800e586:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e588:	429a      	cmp	r2, r3
 800e58a:	d102      	bne.n	800e592 <_strtod_l+0x8aa>
 800e58c:	3101      	adds	r1, #1
 800e58e:	f43f adce 	beq.w	800e12e <_strtod_l+0x446>
 800e592:	4b92      	ldr	r3, [pc, #584]	@ (800e7dc <_strtod_l+0xaf4>)
 800e594:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e596:	401a      	ands	r2, r3
 800e598:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e59c:	f04f 0a00 	mov.w	sl, #0
 800e5a0:	9b08      	ldr	r3, [sp, #32]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d1b9      	bne.n	800e51a <_strtod_l+0x832>
 800e5a6:	e5cd      	b.n	800e144 <_strtod_l+0x45c>
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ac:	e7e8      	b.n	800e580 <_strtod_l+0x898>
 800e5ae:	4613      	mov	r3, r2
 800e5b0:	e7e6      	b.n	800e580 <_strtod_l+0x898>
 800e5b2:	ea53 030a 	orrs.w	r3, r3, sl
 800e5b6:	d0a2      	beq.n	800e4fe <_strtod_l+0x816>
 800e5b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5ba:	b1db      	cbz	r3, 800e5f4 <_strtod_l+0x90c>
 800e5bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5be:	4213      	tst	r3, r2
 800e5c0:	d0ee      	beq.n	800e5a0 <_strtod_l+0x8b8>
 800e5c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5c4:	9a08      	ldr	r2, [sp, #32]
 800e5c6:	4650      	mov	r0, sl
 800e5c8:	4659      	mov	r1, fp
 800e5ca:	b1bb      	cbz	r3, 800e5fc <_strtod_l+0x914>
 800e5cc:	f7ff fb6e 	bl	800dcac <sulp>
 800e5d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5d4:	ec53 2b10 	vmov	r2, r3, d0
 800e5d8:	f7f1 fe60 	bl	800029c <__adddf3>
 800e5dc:	4682      	mov	sl, r0
 800e5de:	468b      	mov	fp, r1
 800e5e0:	e7de      	b.n	800e5a0 <_strtod_l+0x8b8>
 800e5e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e5e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e5ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e5ee:	f04f 3aff 	mov.w	sl, #4294967295
 800e5f2:	e7d5      	b.n	800e5a0 <_strtod_l+0x8b8>
 800e5f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e5f6:	ea13 0f0a 	tst.w	r3, sl
 800e5fa:	e7e1      	b.n	800e5c0 <_strtod_l+0x8d8>
 800e5fc:	f7ff fb56 	bl	800dcac <sulp>
 800e600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e604:	ec53 2b10 	vmov	r2, r3, d0
 800e608:	f7f1 fe46 	bl	8000298 <__aeabi_dsub>
 800e60c:	2200      	movs	r2, #0
 800e60e:	2300      	movs	r3, #0
 800e610:	4682      	mov	sl, r0
 800e612:	468b      	mov	fp, r1
 800e614:	f7f2 fa60 	bl	8000ad8 <__aeabi_dcmpeq>
 800e618:	2800      	cmp	r0, #0
 800e61a:	d0c1      	beq.n	800e5a0 <_strtod_l+0x8b8>
 800e61c:	e61a      	b.n	800e254 <_strtod_l+0x56c>
 800e61e:	4641      	mov	r1, r8
 800e620:	4620      	mov	r0, r4
 800e622:	f7ff facd 	bl	800dbc0 <__ratio>
 800e626:	ec57 6b10 	vmov	r6, r7, d0
 800e62a:	2200      	movs	r2, #0
 800e62c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e630:	4630      	mov	r0, r6
 800e632:	4639      	mov	r1, r7
 800e634:	f7f2 fa64 	bl	8000b00 <__aeabi_dcmple>
 800e638:	2800      	cmp	r0, #0
 800e63a:	d06f      	beq.n	800e71c <_strtod_l+0xa34>
 800e63c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d17a      	bne.n	800e738 <_strtod_l+0xa50>
 800e642:	f1ba 0f00 	cmp.w	sl, #0
 800e646:	d158      	bne.n	800e6fa <_strtod_l+0xa12>
 800e648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e64a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d15a      	bne.n	800e708 <_strtod_l+0xa20>
 800e652:	4b64      	ldr	r3, [pc, #400]	@ (800e7e4 <_strtod_l+0xafc>)
 800e654:	2200      	movs	r2, #0
 800e656:	4630      	mov	r0, r6
 800e658:	4639      	mov	r1, r7
 800e65a:	f7f2 fa47 	bl	8000aec <__aeabi_dcmplt>
 800e65e:	2800      	cmp	r0, #0
 800e660:	d159      	bne.n	800e716 <_strtod_l+0xa2e>
 800e662:	4630      	mov	r0, r6
 800e664:	4639      	mov	r1, r7
 800e666:	4b60      	ldr	r3, [pc, #384]	@ (800e7e8 <_strtod_l+0xb00>)
 800e668:	2200      	movs	r2, #0
 800e66a:	f7f1 ffcd 	bl	8000608 <__aeabi_dmul>
 800e66e:	4606      	mov	r6, r0
 800e670:	460f      	mov	r7, r1
 800e672:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e676:	9606      	str	r6, [sp, #24]
 800e678:	9307      	str	r3, [sp, #28]
 800e67a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e67e:	4d57      	ldr	r5, [pc, #348]	@ (800e7dc <_strtod_l+0xaf4>)
 800e680:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e686:	401d      	ands	r5, r3
 800e688:	4b58      	ldr	r3, [pc, #352]	@ (800e7ec <_strtod_l+0xb04>)
 800e68a:	429d      	cmp	r5, r3
 800e68c:	f040 80b2 	bne.w	800e7f4 <_strtod_l+0xb0c>
 800e690:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e692:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e696:	ec4b ab10 	vmov	d0, sl, fp
 800e69a:	f7ff f9c9 	bl	800da30 <__ulp>
 800e69e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e6a2:	ec51 0b10 	vmov	r0, r1, d0
 800e6a6:	f7f1 ffaf 	bl	8000608 <__aeabi_dmul>
 800e6aa:	4652      	mov	r2, sl
 800e6ac:	465b      	mov	r3, fp
 800e6ae:	f7f1 fdf5 	bl	800029c <__adddf3>
 800e6b2:	460b      	mov	r3, r1
 800e6b4:	4949      	ldr	r1, [pc, #292]	@ (800e7dc <_strtod_l+0xaf4>)
 800e6b6:	4a4e      	ldr	r2, [pc, #312]	@ (800e7f0 <_strtod_l+0xb08>)
 800e6b8:	4019      	ands	r1, r3
 800e6ba:	4291      	cmp	r1, r2
 800e6bc:	4682      	mov	sl, r0
 800e6be:	d942      	bls.n	800e746 <_strtod_l+0xa5e>
 800e6c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6c2:	4b47      	ldr	r3, [pc, #284]	@ (800e7e0 <_strtod_l+0xaf8>)
 800e6c4:	429a      	cmp	r2, r3
 800e6c6:	d103      	bne.n	800e6d0 <_strtod_l+0x9e8>
 800e6c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	f43f ad2f 	beq.w	800e12e <_strtod_l+0x446>
 800e6d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e7e0 <_strtod_l+0xaf8>
 800e6d4:	f04f 3aff 	mov.w	sl, #4294967295
 800e6d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6da:	9805      	ldr	r0, [sp, #20]
 800e6dc:	f7fe fe7c 	bl	800d3d8 <_Bfree>
 800e6e0:	9805      	ldr	r0, [sp, #20]
 800e6e2:	4649      	mov	r1, r9
 800e6e4:	f7fe fe78 	bl	800d3d8 <_Bfree>
 800e6e8:	9805      	ldr	r0, [sp, #20]
 800e6ea:	4641      	mov	r1, r8
 800e6ec:	f7fe fe74 	bl	800d3d8 <_Bfree>
 800e6f0:	9805      	ldr	r0, [sp, #20]
 800e6f2:	4621      	mov	r1, r4
 800e6f4:	f7fe fe70 	bl	800d3d8 <_Bfree>
 800e6f8:	e619      	b.n	800e32e <_strtod_l+0x646>
 800e6fa:	f1ba 0f01 	cmp.w	sl, #1
 800e6fe:	d103      	bne.n	800e708 <_strtod_l+0xa20>
 800e700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e702:	2b00      	cmp	r3, #0
 800e704:	f43f ada6 	beq.w	800e254 <_strtod_l+0x56c>
 800e708:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e7b8 <_strtod_l+0xad0>
 800e70c:	4f35      	ldr	r7, [pc, #212]	@ (800e7e4 <_strtod_l+0xafc>)
 800e70e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e712:	2600      	movs	r6, #0
 800e714:	e7b1      	b.n	800e67a <_strtod_l+0x992>
 800e716:	4f34      	ldr	r7, [pc, #208]	@ (800e7e8 <_strtod_l+0xb00>)
 800e718:	2600      	movs	r6, #0
 800e71a:	e7aa      	b.n	800e672 <_strtod_l+0x98a>
 800e71c:	4b32      	ldr	r3, [pc, #200]	@ (800e7e8 <_strtod_l+0xb00>)
 800e71e:	4630      	mov	r0, r6
 800e720:	4639      	mov	r1, r7
 800e722:	2200      	movs	r2, #0
 800e724:	f7f1 ff70 	bl	8000608 <__aeabi_dmul>
 800e728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e72a:	4606      	mov	r6, r0
 800e72c:	460f      	mov	r7, r1
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d09f      	beq.n	800e672 <_strtod_l+0x98a>
 800e732:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e736:	e7a0      	b.n	800e67a <_strtod_l+0x992>
 800e738:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e7c0 <_strtod_l+0xad8>
 800e73c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e740:	ec57 6b17 	vmov	r6, r7, d7
 800e744:	e799      	b.n	800e67a <_strtod_l+0x992>
 800e746:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e74a:	9b08      	ldr	r3, [sp, #32]
 800e74c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e750:	2b00      	cmp	r3, #0
 800e752:	d1c1      	bne.n	800e6d8 <_strtod_l+0x9f0>
 800e754:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e758:	0d1b      	lsrs	r3, r3, #20
 800e75a:	051b      	lsls	r3, r3, #20
 800e75c:	429d      	cmp	r5, r3
 800e75e:	d1bb      	bne.n	800e6d8 <_strtod_l+0x9f0>
 800e760:	4630      	mov	r0, r6
 800e762:	4639      	mov	r1, r7
 800e764:	f7f2 fab0 	bl	8000cc8 <__aeabi_d2lz>
 800e768:	f7f1 ff20 	bl	80005ac <__aeabi_l2d>
 800e76c:	4602      	mov	r2, r0
 800e76e:	460b      	mov	r3, r1
 800e770:	4630      	mov	r0, r6
 800e772:	4639      	mov	r1, r7
 800e774:	f7f1 fd90 	bl	8000298 <__aeabi_dsub>
 800e778:	460b      	mov	r3, r1
 800e77a:	4602      	mov	r2, r0
 800e77c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e780:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e786:	ea46 060a 	orr.w	r6, r6, sl
 800e78a:	431e      	orrs	r6, r3
 800e78c:	d06f      	beq.n	800e86e <_strtod_l+0xb86>
 800e78e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e7c8 <_strtod_l+0xae0>)
 800e790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e794:	f7f2 f9aa 	bl	8000aec <__aeabi_dcmplt>
 800e798:	2800      	cmp	r0, #0
 800e79a:	f47f acd3 	bne.w	800e144 <_strtod_l+0x45c>
 800e79e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e7d0 <_strtod_l+0xae8>)
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7a8:	f7f2 f9be 	bl	8000b28 <__aeabi_dcmpgt>
 800e7ac:	2800      	cmp	r0, #0
 800e7ae:	d093      	beq.n	800e6d8 <_strtod_l+0x9f0>
 800e7b0:	e4c8      	b.n	800e144 <_strtod_l+0x45c>
 800e7b2:	bf00      	nop
 800e7b4:	f3af 8000 	nop.w
 800e7b8:	00000000 	.word	0x00000000
 800e7bc:	bff00000 	.word	0xbff00000
 800e7c0:	00000000 	.word	0x00000000
 800e7c4:	3ff00000 	.word	0x3ff00000
 800e7c8:	94a03595 	.word	0x94a03595
 800e7cc:	3fdfffff 	.word	0x3fdfffff
 800e7d0:	35afe535 	.word	0x35afe535
 800e7d4:	3fe00000 	.word	0x3fe00000
 800e7d8:	000fffff 	.word	0x000fffff
 800e7dc:	7ff00000 	.word	0x7ff00000
 800e7e0:	7fefffff 	.word	0x7fefffff
 800e7e4:	3ff00000 	.word	0x3ff00000
 800e7e8:	3fe00000 	.word	0x3fe00000
 800e7ec:	7fe00000 	.word	0x7fe00000
 800e7f0:	7c9fffff 	.word	0x7c9fffff
 800e7f4:	9b08      	ldr	r3, [sp, #32]
 800e7f6:	b323      	cbz	r3, 800e842 <_strtod_l+0xb5a>
 800e7f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e7fc:	d821      	bhi.n	800e842 <_strtod_l+0xb5a>
 800e7fe:	a328      	add	r3, pc, #160	@ (adr r3, 800e8a0 <_strtod_l+0xbb8>)
 800e800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e804:	4630      	mov	r0, r6
 800e806:	4639      	mov	r1, r7
 800e808:	f7f2 f97a 	bl	8000b00 <__aeabi_dcmple>
 800e80c:	b1a0      	cbz	r0, 800e838 <_strtod_l+0xb50>
 800e80e:	4639      	mov	r1, r7
 800e810:	4630      	mov	r0, r6
 800e812:	f7f2 f9d1 	bl	8000bb8 <__aeabi_d2uiz>
 800e816:	2801      	cmp	r0, #1
 800e818:	bf38      	it	cc
 800e81a:	2001      	movcc	r0, #1
 800e81c:	f7f1 fe7a 	bl	8000514 <__aeabi_ui2d>
 800e820:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e822:	4606      	mov	r6, r0
 800e824:	460f      	mov	r7, r1
 800e826:	b9fb      	cbnz	r3, 800e868 <_strtod_l+0xb80>
 800e828:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e82c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e82e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e830:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e834:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e838:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e83a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e83e:	1b5b      	subs	r3, r3, r5
 800e840:	9311      	str	r3, [sp, #68]	@ 0x44
 800e842:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e846:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e84a:	f7ff f8f1 	bl	800da30 <__ulp>
 800e84e:	4650      	mov	r0, sl
 800e850:	ec53 2b10 	vmov	r2, r3, d0
 800e854:	4659      	mov	r1, fp
 800e856:	f7f1 fed7 	bl	8000608 <__aeabi_dmul>
 800e85a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e85e:	f7f1 fd1d 	bl	800029c <__adddf3>
 800e862:	4682      	mov	sl, r0
 800e864:	468b      	mov	fp, r1
 800e866:	e770      	b.n	800e74a <_strtod_l+0xa62>
 800e868:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e86c:	e7e0      	b.n	800e830 <_strtod_l+0xb48>
 800e86e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e8a8 <_strtod_l+0xbc0>)
 800e870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e874:	f7f2 f93a 	bl	8000aec <__aeabi_dcmplt>
 800e878:	e798      	b.n	800e7ac <_strtod_l+0xac4>
 800e87a:	2300      	movs	r3, #0
 800e87c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e87e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e880:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e882:	6013      	str	r3, [r2, #0]
 800e884:	f7ff ba6d 	b.w	800dd62 <_strtod_l+0x7a>
 800e888:	2a65      	cmp	r2, #101	@ 0x65
 800e88a:	f43f ab68 	beq.w	800df5e <_strtod_l+0x276>
 800e88e:	2a45      	cmp	r2, #69	@ 0x45
 800e890:	f43f ab65 	beq.w	800df5e <_strtod_l+0x276>
 800e894:	2301      	movs	r3, #1
 800e896:	f7ff bba0 	b.w	800dfda <_strtod_l+0x2f2>
 800e89a:	bf00      	nop
 800e89c:	f3af 8000 	nop.w
 800e8a0:	ffc00000 	.word	0xffc00000
 800e8a4:	41dfffff 	.word	0x41dfffff
 800e8a8:	94a03595 	.word	0x94a03595
 800e8ac:	3fcfffff 	.word	0x3fcfffff

0800e8b0 <_strtod_r>:
 800e8b0:	4b01      	ldr	r3, [pc, #4]	@ (800e8b8 <_strtod_r+0x8>)
 800e8b2:	f7ff ba19 	b.w	800dce8 <_strtod_l>
 800e8b6:	bf00      	nop
 800e8b8:	2000017c 	.word	0x2000017c

0800e8bc <_strtol_l.isra.0>:
 800e8bc:	2b24      	cmp	r3, #36	@ 0x24
 800e8be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8c2:	4686      	mov	lr, r0
 800e8c4:	4690      	mov	r8, r2
 800e8c6:	d801      	bhi.n	800e8cc <_strtol_l.isra.0+0x10>
 800e8c8:	2b01      	cmp	r3, #1
 800e8ca:	d106      	bne.n	800e8da <_strtol_l.isra.0+0x1e>
 800e8cc:	f7fd fdb6 	bl	800c43c <__errno>
 800e8d0:	2316      	movs	r3, #22
 800e8d2:	6003      	str	r3, [r0, #0]
 800e8d4:	2000      	movs	r0, #0
 800e8d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8da:	4834      	ldr	r0, [pc, #208]	@ (800e9ac <_strtol_l.isra.0+0xf0>)
 800e8dc:	460d      	mov	r5, r1
 800e8de:	462a      	mov	r2, r5
 800e8e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8e4:	5d06      	ldrb	r6, [r0, r4]
 800e8e6:	f016 0608 	ands.w	r6, r6, #8
 800e8ea:	d1f8      	bne.n	800e8de <_strtol_l.isra.0+0x22>
 800e8ec:	2c2d      	cmp	r4, #45	@ 0x2d
 800e8ee:	d110      	bne.n	800e912 <_strtol_l.isra.0+0x56>
 800e8f0:	782c      	ldrb	r4, [r5, #0]
 800e8f2:	2601      	movs	r6, #1
 800e8f4:	1c95      	adds	r5, r2, #2
 800e8f6:	f033 0210 	bics.w	r2, r3, #16
 800e8fa:	d115      	bne.n	800e928 <_strtol_l.isra.0+0x6c>
 800e8fc:	2c30      	cmp	r4, #48	@ 0x30
 800e8fe:	d10d      	bne.n	800e91c <_strtol_l.isra.0+0x60>
 800e900:	782a      	ldrb	r2, [r5, #0]
 800e902:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e906:	2a58      	cmp	r2, #88	@ 0x58
 800e908:	d108      	bne.n	800e91c <_strtol_l.isra.0+0x60>
 800e90a:	786c      	ldrb	r4, [r5, #1]
 800e90c:	3502      	adds	r5, #2
 800e90e:	2310      	movs	r3, #16
 800e910:	e00a      	b.n	800e928 <_strtol_l.isra.0+0x6c>
 800e912:	2c2b      	cmp	r4, #43	@ 0x2b
 800e914:	bf04      	itt	eq
 800e916:	782c      	ldrbeq	r4, [r5, #0]
 800e918:	1c95      	addeq	r5, r2, #2
 800e91a:	e7ec      	b.n	800e8f6 <_strtol_l.isra.0+0x3a>
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d1f6      	bne.n	800e90e <_strtol_l.isra.0+0x52>
 800e920:	2c30      	cmp	r4, #48	@ 0x30
 800e922:	bf14      	ite	ne
 800e924:	230a      	movne	r3, #10
 800e926:	2308      	moveq	r3, #8
 800e928:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e92c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e930:	2200      	movs	r2, #0
 800e932:	fbbc f9f3 	udiv	r9, ip, r3
 800e936:	4610      	mov	r0, r2
 800e938:	fb03 ca19 	mls	sl, r3, r9, ip
 800e93c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e940:	2f09      	cmp	r7, #9
 800e942:	d80f      	bhi.n	800e964 <_strtol_l.isra.0+0xa8>
 800e944:	463c      	mov	r4, r7
 800e946:	42a3      	cmp	r3, r4
 800e948:	dd1b      	ble.n	800e982 <_strtol_l.isra.0+0xc6>
 800e94a:	1c57      	adds	r7, r2, #1
 800e94c:	d007      	beq.n	800e95e <_strtol_l.isra.0+0xa2>
 800e94e:	4581      	cmp	r9, r0
 800e950:	d314      	bcc.n	800e97c <_strtol_l.isra.0+0xc0>
 800e952:	d101      	bne.n	800e958 <_strtol_l.isra.0+0x9c>
 800e954:	45a2      	cmp	sl, r4
 800e956:	db11      	blt.n	800e97c <_strtol_l.isra.0+0xc0>
 800e958:	fb00 4003 	mla	r0, r0, r3, r4
 800e95c:	2201      	movs	r2, #1
 800e95e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e962:	e7eb      	b.n	800e93c <_strtol_l.isra.0+0x80>
 800e964:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e968:	2f19      	cmp	r7, #25
 800e96a:	d801      	bhi.n	800e970 <_strtol_l.isra.0+0xb4>
 800e96c:	3c37      	subs	r4, #55	@ 0x37
 800e96e:	e7ea      	b.n	800e946 <_strtol_l.isra.0+0x8a>
 800e970:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e974:	2f19      	cmp	r7, #25
 800e976:	d804      	bhi.n	800e982 <_strtol_l.isra.0+0xc6>
 800e978:	3c57      	subs	r4, #87	@ 0x57
 800e97a:	e7e4      	b.n	800e946 <_strtol_l.isra.0+0x8a>
 800e97c:	f04f 32ff 	mov.w	r2, #4294967295
 800e980:	e7ed      	b.n	800e95e <_strtol_l.isra.0+0xa2>
 800e982:	1c53      	adds	r3, r2, #1
 800e984:	d108      	bne.n	800e998 <_strtol_l.isra.0+0xdc>
 800e986:	2322      	movs	r3, #34	@ 0x22
 800e988:	f8ce 3000 	str.w	r3, [lr]
 800e98c:	4660      	mov	r0, ip
 800e98e:	f1b8 0f00 	cmp.w	r8, #0
 800e992:	d0a0      	beq.n	800e8d6 <_strtol_l.isra.0+0x1a>
 800e994:	1e69      	subs	r1, r5, #1
 800e996:	e006      	b.n	800e9a6 <_strtol_l.isra.0+0xea>
 800e998:	b106      	cbz	r6, 800e99c <_strtol_l.isra.0+0xe0>
 800e99a:	4240      	negs	r0, r0
 800e99c:	f1b8 0f00 	cmp.w	r8, #0
 800e9a0:	d099      	beq.n	800e8d6 <_strtol_l.isra.0+0x1a>
 800e9a2:	2a00      	cmp	r2, #0
 800e9a4:	d1f6      	bne.n	800e994 <_strtol_l.isra.0+0xd8>
 800e9a6:	f8c8 1000 	str.w	r1, [r8]
 800e9aa:	e794      	b.n	800e8d6 <_strtol_l.isra.0+0x1a>
 800e9ac:	0800fef9 	.word	0x0800fef9

0800e9b0 <_strtol_r>:
 800e9b0:	f7ff bf84 	b.w	800e8bc <_strtol_l.isra.0>

0800e9b4 <__ssputs_r>:
 800e9b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9b8:	688e      	ldr	r6, [r1, #8]
 800e9ba:	461f      	mov	r7, r3
 800e9bc:	42be      	cmp	r6, r7
 800e9be:	680b      	ldr	r3, [r1, #0]
 800e9c0:	4682      	mov	sl, r0
 800e9c2:	460c      	mov	r4, r1
 800e9c4:	4690      	mov	r8, r2
 800e9c6:	d82d      	bhi.n	800ea24 <__ssputs_r+0x70>
 800e9c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e9d0:	d026      	beq.n	800ea20 <__ssputs_r+0x6c>
 800e9d2:	6965      	ldr	r5, [r4, #20]
 800e9d4:	6909      	ldr	r1, [r1, #16]
 800e9d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e9da:	eba3 0901 	sub.w	r9, r3, r1
 800e9de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e9e2:	1c7b      	adds	r3, r7, #1
 800e9e4:	444b      	add	r3, r9
 800e9e6:	106d      	asrs	r5, r5, #1
 800e9e8:	429d      	cmp	r5, r3
 800e9ea:	bf38      	it	cc
 800e9ec:	461d      	movcc	r5, r3
 800e9ee:	0553      	lsls	r3, r2, #21
 800e9f0:	d527      	bpl.n	800ea42 <__ssputs_r+0x8e>
 800e9f2:	4629      	mov	r1, r5
 800e9f4:	f7fe fc24 	bl	800d240 <_malloc_r>
 800e9f8:	4606      	mov	r6, r0
 800e9fa:	b360      	cbz	r0, 800ea56 <__ssputs_r+0xa2>
 800e9fc:	6921      	ldr	r1, [r4, #16]
 800e9fe:	464a      	mov	r2, r9
 800ea00:	f000 fa18 	bl	800ee34 <memcpy>
 800ea04:	89a3      	ldrh	r3, [r4, #12]
 800ea06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ea0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea0e:	81a3      	strh	r3, [r4, #12]
 800ea10:	6126      	str	r6, [r4, #16]
 800ea12:	6165      	str	r5, [r4, #20]
 800ea14:	444e      	add	r6, r9
 800ea16:	eba5 0509 	sub.w	r5, r5, r9
 800ea1a:	6026      	str	r6, [r4, #0]
 800ea1c:	60a5      	str	r5, [r4, #8]
 800ea1e:	463e      	mov	r6, r7
 800ea20:	42be      	cmp	r6, r7
 800ea22:	d900      	bls.n	800ea26 <__ssputs_r+0x72>
 800ea24:	463e      	mov	r6, r7
 800ea26:	6820      	ldr	r0, [r4, #0]
 800ea28:	4632      	mov	r2, r6
 800ea2a:	4641      	mov	r1, r8
 800ea2c:	f000 f9c6 	bl	800edbc <memmove>
 800ea30:	68a3      	ldr	r3, [r4, #8]
 800ea32:	1b9b      	subs	r3, r3, r6
 800ea34:	60a3      	str	r3, [r4, #8]
 800ea36:	6823      	ldr	r3, [r4, #0]
 800ea38:	4433      	add	r3, r6
 800ea3a:	6023      	str	r3, [r4, #0]
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea42:	462a      	mov	r2, r5
 800ea44:	f000 fd89 	bl	800f55a <_realloc_r>
 800ea48:	4606      	mov	r6, r0
 800ea4a:	2800      	cmp	r0, #0
 800ea4c:	d1e0      	bne.n	800ea10 <__ssputs_r+0x5c>
 800ea4e:	6921      	ldr	r1, [r4, #16]
 800ea50:	4650      	mov	r0, sl
 800ea52:	f7fe fb81 	bl	800d158 <_free_r>
 800ea56:	230c      	movs	r3, #12
 800ea58:	f8ca 3000 	str.w	r3, [sl]
 800ea5c:	89a3      	ldrh	r3, [r4, #12]
 800ea5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea62:	81a3      	strh	r3, [r4, #12]
 800ea64:	f04f 30ff 	mov.w	r0, #4294967295
 800ea68:	e7e9      	b.n	800ea3e <__ssputs_r+0x8a>
	...

0800ea6c <_svfiprintf_r>:
 800ea6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea70:	4698      	mov	r8, r3
 800ea72:	898b      	ldrh	r3, [r1, #12]
 800ea74:	061b      	lsls	r3, r3, #24
 800ea76:	b09d      	sub	sp, #116	@ 0x74
 800ea78:	4607      	mov	r7, r0
 800ea7a:	460d      	mov	r5, r1
 800ea7c:	4614      	mov	r4, r2
 800ea7e:	d510      	bpl.n	800eaa2 <_svfiprintf_r+0x36>
 800ea80:	690b      	ldr	r3, [r1, #16]
 800ea82:	b973      	cbnz	r3, 800eaa2 <_svfiprintf_r+0x36>
 800ea84:	2140      	movs	r1, #64	@ 0x40
 800ea86:	f7fe fbdb 	bl	800d240 <_malloc_r>
 800ea8a:	6028      	str	r0, [r5, #0]
 800ea8c:	6128      	str	r0, [r5, #16]
 800ea8e:	b930      	cbnz	r0, 800ea9e <_svfiprintf_r+0x32>
 800ea90:	230c      	movs	r3, #12
 800ea92:	603b      	str	r3, [r7, #0]
 800ea94:	f04f 30ff 	mov.w	r0, #4294967295
 800ea98:	b01d      	add	sp, #116	@ 0x74
 800ea9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea9e:	2340      	movs	r3, #64	@ 0x40
 800eaa0:	616b      	str	r3, [r5, #20]
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaa6:	2320      	movs	r3, #32
 800eaa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eaac:	f8cd 800c 	str.w	r8, [sp, #12]
 800eab0:	2330      	movs	r3, #48	@ 0x30
 800eab2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ec50 <_svfiprintf_r+0x1e4>
 800eab6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eaba:	f04f 0901 	mov.w	r9, #1
 800eabe:	4623      	mov	r3, r4
 800eac0:	469a      	mov	sl, r3
 800eac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eac6:	b10a      	cbz	r2, 800eacc <_svfiprintf_r+0x60>
 800eac8:	2a25      	cmp	r2, #37	@ 0x25
 800eaca:	d1f9      	bne.n	800eac0 <_svfiprintf_r+0x54>
 800eacc:	ebba 0b04 	subs.w	fp, sl, r4
 800ead0:	d00b      	beq.n	800eaea <_svfiprintf_r+0x7e>
 800ead2:	465b      	mov	r3, fp
 800ead4:	4622      	mov	r2, r4
 800ead6:	4629      	mov	r1, r5
 800ead8:	4638      	mov	r0, r7
 800eada:	f7ff ff6b 	bl	800e9b4 <__ssputs_r>
 800eade:	3001      	adds	r0, #1
 800eae0:	f000 80a7 	beq.w	800ec32 <_svfiprintf_r+0x1c6>
 800eae4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eae6:	445a      	add	r2, fp
 800eae8:	9209      	str	r2, [sp, #36]	@ 0x24
 800eaea:	f89a 3000 	ldrb.w	r3, [sl]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	f000 809f 	beq.w	800ec32 <_svfiprintf_r+0x1c6>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	f04f 32ff 	mov.w	r2, #4294967295
 800eafa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eafe:	f10a 0a01 	add.w	sl, sl, #1
 800eb02:	9304      	str	r3, [sp, #16]
 800eb04:	9307      	str	r3, [sp, #28]
 800eb06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb0a:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb0c:	4654      	mov	r4, sl
 800eb0e:	2205      	movs	r2, #5
 800eb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb14:	484e      	ldr	r0, [pc, #312]	@ (800ec50 <_svfiprintf_r+0x1e4>)
 800eb16:	f7f1 fb63 	bl	80001e0 <memchr>
 800eb1a:	9a04      	ldr	r2, [sp, #16]
 800eb1c:	b9d8      	cbnz	r0, 800eb56 <_svfiprintf_r+0xea>
 800eb1e:	06d0      	lsls	r0, r2, #27
 800eb20:	bf44      	itt	mi
 800eb22:	2320      	movmi	r3, #32
 800eb24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb28:	0711      	lsls	r1, r2, #28
 800eb2a:	bf44      	itt	mi
 800eb2c:	232b      	movmi	r3, #43	@ 0x2b
 800eb2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb32:	f89a 3000 	ldrb.w	r3, [sl]
 800eb36:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb38:	d015      	beq.n	800eb66 <_svfiprintf_r+0xfa>
 800eb3a:	9a07      	ldr	r2, [sp, #28]
 800eb3c:	4654      	mov	r4, sl
 800eb3e:	2000      	movs	r0, #0
 800eb40:	f04f 0c0a 	mov.w	ip, #10
 800eb44:	4621      	mov	r1, r4
 800eb46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb4a:	3b30      	subs	r3, #48	@ 0x30
 800eb4c:	2b09      	cmp	r3, #9
 800eb4e:	d94b      	bls.n	800ebe8 <_svfiprintf_r+0x17c>
 800eb50:	b1b0      	cbz	r0, 800eb80 <_svfiprintf_r+0x114>
 800eb52:	9207      	str	r2, [sp, #28]
 800eb54:	e014      	b.n	800eb80 <_svfiprintf_r+0x114>
 800eb56:	eba0 0308 	sub.w	r3, r0, r8
 800eb5a:	fa09 f303 	lsl.w	r3, r9, r3
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	9304      	str	r3, [sp, #16]
 800eb62:	46a2      	mov	sl, r4
 800eb64:	e7d2      	b.n	800eb0c <_svfiprintf_r+0xa0>
 800eb66:	9b03      	ldr	r3, [sp, #12]
 800eb68:	1d19      	adds	r1, r3, #4
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	9103      	str	r1, [sp, #12]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	bfbb      	ittet	lt
 800eb72:	425b      	neglt	r3, r3
 800eb74:	f042 0202 	orrlt.w	r2, r2, #2
 800eb78:	9307      	strge	r3, [sp, #28]
 800eb7a:	9307      	strlt	r3, [sp, #28]
 800eb7c:	bfb8      	it	lt
 800eb7e:	9204      	strlt	r2, [sp, #16]
 800eb80:	7823      	ldrb	r3, [r4, #0]
 800eb82:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb84:	d10a      	bne.n	800eb9c <_svfiprintf_r+0x130>
 800eb86:	7863      	ldrb	r3, [r4, #1]
 800eb88:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb8a:	d132      	bne.n	800ebf2 <_svfiprintf_r+0x186>
 800eb8c:	9b03      	ldr	r3, [sp, #12]
 800eb8e:	1d1a      	adds	r2, r3, #4
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	9203      	str	r2, [sp, #12]
 800eb94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb98:	3402      	adds	r4, #2
 800eb9a:	9305      	str	r3, [sp, #20]
 800eb9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ec60 <_svfiprintf_r+0x1f4>
 800eba0:	7821      	ldrb	r1, [r4, #0]
 800eba2:	2203      	movs	r2, #3
 800eba4:	4650      	mov	r0, sl
 800eba6:	f7f1 fb1b 	bl	80001e0 <memchr>
 800ebaa:	b138      	cbz	r0, 800ebbc <_svfiprintf_r+0x150>
 800ebac:	9b04      	ldr	r3, [sp, #16]
 800ebae:	eba0 000a 	sub.w	r0, r0, sl
 800ebb2:	2240      	movs	r2, #64	@ 0x40
 800ebb4:	4082      	lsls	r2, r0
 800ebb6:	4313      	orrs	r3, r2
 800ebb8:	3401      	adds	r4, #1
 800ebba:	9304      	str	r3, [sp, #16]
 800ebbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebc0:	4824      	ldr	r0, [pc, #144]	@ (800ec54 <_svfiprintf_r+0x1e8>)
 800ebc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ebc6:	2206      	movs	r2, #6
 800ebc8:	f7f1 fb0a 	bl	80001e0 <memchr>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	d036      	beq.n	800ec3e <_svfiprintf_r+0x1d2>
 800ebd0:	4b21      	ldr	r3, [pc, #132]	@ (800ec58 <_svfiprintf_r+0x1ec>)
 800ebd2:	bb1b      	cbnz	r3, 800ec1c <_svfiprintf_r+0x1b0>
 800ebd4:	9b03      	ldr	r3, [sp, #12]
 800ebd6:	3307      	adds	r3, #7
 800ebd8:	f023 0307 	bic.w	r3, r3, #7
 800ebdc:	3308      	adds	r3, #8
 800ebde:	9303      	str	r3, [sp, #12]
 800ebe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebe2:	4433      	add	r3, r6
 800ebe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebe6:	e76a      	b.n	800eabe <_svfiprintf_r+0x52>
 800ebe8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebec:	460c      	mov	r4, r1
 800ebee:	2001      	movs	r0, #1
 800ebf0:	e7a8      	b.n	800eb44 <_svfiprintf_r+0xd8>
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	3401      	adds	r4, #1
 800ebf6:	9305      	str	r3, [sp, #20]
 800ebf8:	4619      	mov	r1, r3
 800ebfa:	f04f 0c0a 	mov.w	ip, #10
 800ebfe:	4620      	mov	r0, r4
 800ec00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec04:	3a30      	subs	r2, #48	@ 0x30
 800ec06:	2a09      	cmp	r2, #9
 800ec08:	d903      	bls.n	800ec12 <_svfiprintf_r+0x1a6>
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d0c6      	beq.n	800eb9c <_svfiprintf_r+0x130>
 800ec0e:	9105      	str	r1, [sp, #20]
 800ec10:	e7c4      	b.n	800eb9c <_svfiprintf_r+0x130>
 800ec12:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec16:	4604      	mov	r4, r0
 800ec18:	2301      	movs	r3, #1
 800ec1a:	e7f0      	b.n	800ebfe <_svfiprintf_r+0x192>
 800ec1c:	ab03      	add	r3, sp, #12
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	462a      	mov	r2, r5
 800ec22:	4b0e      	ldr	r3, [pc, #56]	@ (800ec5c <_svfiprintf_r+0x1f0>)
 800ec24:	a904      	add	r1, sp, #16
 800ec26:	4638      	mov	r0, r7
 800ec28:	f7fc fcca 	bl	800b5c0 <_printf_float>
 800ec2c:	1c42      	adds	r2, r0, #1
 800ec2e:	4606      	mov	r6, r0
 800ec30:	d1d6      	bne.n	800ebe0 <_svfiprintf_r+0x174>
 800ec32:	89ab      	ldrh	r3, [r5, #12]
 800ec34:	065b      	lsls	r3, r3, #25
 800ec36:	f53f af2d 	bmi.w	800ea94 <_svfiprintf_r+0x28>
 800ec3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec3c:	e72c      	b.n	800ea98 <_svfiprintf_r+0x2c>
 800ec3e:	ab03      	add	r3, sp, #12
 800ec40:	9300      	str	r3, [sp, #0]
 800ec42:	462a      	mov	r2, r5
 800ec44:	4b05      	ldr	r3, [pc, #20]	@ (800ec5c <_svfiprintf_r+0x1f0>)
 800ec46:	a904      	add	r1, sp, #16
 800ec48:	4638      	mov	r0, r7
 800ec4a:	f7fc ff51 	bl	800baf0 <_printf_i>
 800ec4e:	e7ed      	b.n	800ec2c <_svfiprintf_r+0x1c0>
 800ec50:	0800fcf1 	.word	0x0800fcf1
 800ec54:	0800fcfb 	.word	0x0800fcfb
 800ec58:	0800b5c1 	.word	0x0800b5c1
 800ec5c:	0800e9b5 	.word	0x0800e9b5
 800ec60:	0800fcf7 	.word	0x0800fcf7

0800ec64 <__sflush_r>:
 800ec64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec6c:	0716      	lsls	r6, r2, #28
 800ec6e:	4605      	mov	r5, r0
 800ec70:	460c      	mov	r4, r1
 800ec72:	d454      	bmi.n	800ed1e <__sflush_r+0xba>
 800ec74:	684b      	ldr	r3, [r1, #4]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	dc02      	bgt.n	800ec80 <__sflush_r+0x1c>
 800ec7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	dd48      	ble.n	800ed12 <__sflush_r+0xae>
 800ec80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec82:	2e00      	cmp	r6, #0
 800ec84:	d045      	beq.n	800ed12 <__sflush_r+0xae>
 800ec86:	2300      	movs	r3, #0
 800ec88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec8c:	682f      	ldr	r7, [r5, #0]
 800ec8e:	6a21      	ldr	r1, [r4, #32]
 800ec90:	602b      	str	r3, [r5, #0]
 800ec92:	d030      	beq.n	800ecf6 <__sflush_r+0x92>
 800ec94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec96:	89a3      	ldrh	r3, [r4, #12]
 800ec98:	0759      	lsls	r1, r3, #29
 800ec9a:	d505      	bpl.n	800eca8 <__sflush_r+0x44>
 800ec9c:	6863      	ldr	r3, [r4, #4]
 800ec9e:	1ad2      	subs	r2, r2, r3
 800eca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eca2:	b10b      	cbz	r3, 800eca8 <__sflush_r+0x44>
 800eca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eca6:	1ad2      	subs	r2, r2, r3
 800eca8:	2300      	movs	r3, #0
 800ecaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecac:	6a21      	ldr	r1, [r4, #32]
 800ecae:	4628      	mov	r0, r5
 800ecb0:	47b0      	blx	r6
 800ecb2:	1c43      	adds	r3, r0, #1
 800ecb4:	89a3      	ldrh	r3, [r4, #12]
 800ecb6:	d106      	bne.n	800ecc6 <__sflush_r+0x62>
 800ecb8:	6829      	ldr	r1, [r5, #0]
 800ecba:	291d      	cmp	r1, #29
 800ecbc:	d82b      	bhi.n	800ed16 <__sflush_r+0xb2>
 800ecbe:	4a2a      	ldr	r2, [pc, #168]	@ (800ed68 <__sflush_r+0x104>)
 800ecc0:	40ca      	lsrs	r2, r1
 800ecc2:	07d6      	lsls	r6, r2, #31
 800ecc4:	d527      	bpl.n	800ed16 <__sflush_r+0xb2>
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	6062      	str	r2, [r4, #4]
 800ecca:	04d9      	lsls	r1, r3, #19
 800eccc:	6922      	ldr	r2, [r4, #16]
 800ecce:	6022      	str	r2, [r4, #0]
 800ecd0:	d504      	bpl.n	800ecdc <__sflush_r+0x78>
 800ecd2:	1c42      	adds	r2, r0, #1
 800ecd4:	d101      	bne.n	800ecda <__sflush_r+0x76>
 800ecd6:	682b      	ldr	r3, [r5, #0]
 800ecd8:	b903      	cbnz	r3, 800ecdc <__sflush_r+0x78>
 800ecda:	6560      	str	r0, [r4, #84]	@ 0x54
 800ecdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ecde:	602f      	str	r7, [r5, #0]
 800ece0:	b1b9      	cbz	r1, 800ed12 <__sflush_r+0xae>
 800ece2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ece6:	4299      	cmp	r1, r3
 800ece8:	d002      	beq.n	800ecf0 <__sflush_r+0x8c>
 800ecea:	4628      	mov	r0, r5
 800ecec:	f7fe fa34 	bl	800d158 <_free_r>
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	6363      	str	r3, [r4, #52]	@ 0x34
 800ecf4:	e00d      	b.n	800ed12 <__sflush_r+0xae>
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	4628      	mov	r0, r5
 800ecfa:	47b0      	blx	r6
 800ecfc:	4602      	mov	r2, r0
 800ecfe:	1c50      	adds	r0, r2, #1
 800ed00:	d1c9      	bne.n	800ec96 <__sflush_r+0x32>
 800ed02:	682b      	ldr	r3, [r5, #0]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d0c6      	beq.n	800ec96 <__sflush_r+0x32>
 800ed08:	2b1d      	cmp	r3, #29
 800ed0a:	d001      	beq.n	800ed10 <__sflush_r+0xac>
 800ed0c:	2b16      	cmp	r3, #22
 800ed0e:	d11e      	bne.n	800ed4e <__sflush_r+0xea>
 800ed10:	602f      	str	r7, [r5, #0]
 800ed12:	2000      	movs	r0, #0
 800ed14:	e022      	b.n	800ed5c <__sflush_r+0xf8>
 800ed16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed1a:	b21b      	sxth	r3, r3
 800ed1c:	e01b      	b.n	800ed56 <__sflush_r+0xf2>
 800ed1e:	690f      	ldr	r7, [r1, #16]
 800ed20:	2f00      	cmp	r7, #0
 800ed22:	d0f6      	beq.n	800ed12 <__sflush_r+0xae>
 800ed24:	0793      	lsls	r3, r2, #30
 800ed26:	680e      	ldr	r6, [r1, #0]
 800ed28:	bf08      	it	eq
 800ed2a:	694b      	ldreq	r3, [r1, #20]
 800ed2c:	600f      	str	r7, [r1, #0]
 800ed2e:	bf18      	it	ne
 800ed30:	2300      	movne	r3, #0
 800ed32:	eba6 0807 	sub.w	r8, r6, r7
 800ed36:	608b      	str	r3, [r1, #8]
 800ed38:	f1b8 0f00 	cmp.w	r8, #0
 800ed3c:	dde9      	ble.n	800ed12 <__sflush_r+0xae>
 800ed3e:	6a21      	ldr	r1, [r4, #32]
 800ed40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed42:	4643      	mov	r3, r8
 800ed44:	463a      	mov	r2, r7
 800ed46:	4628      	mov	r0, r5
 800ed48:	47b0      	blx	r6
 800ed4a:	2800      	cmp	r0, #0
 800ed4c:	dc08      	bgt.n	800ed60 <__sflush_r+0xfc>
 800ed4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed56:	81a3      	strh	r3, [r4, #12]
 800ed58:	f04f 30ff 	mov.w	r0, #4294967295
 800ed5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed60:	4407      	add	r7, r0
 800ed62:	eba8 0800 	sub.w	r8, r8, r0
 800ed66:	e7e7      	b.n	800ed38 <__sflush_r+0xd4>
 800ed68:	20400001 	.word	0x20400001

0800ed6c <_fflush_r>:
 800ed6c:	b538      	push	{r3, r4, r5, lr}
 800ed6e:	690b      	ldr	r3, [r1, #16]
 800ed70:	4605      	mov	r5, r0
 800ed72:	460c      	mov	r4, r1
 800ed74:	b913      	cbnz	r3, 800ed7c <_fflush_r+0x10>
 800ed76:	2500      	movs	r5, #0
 800ed78:	4628      	mov	r0, r5
 800ed7a:	bd38      	pop	{r3, r4, r5, pc}
 800ed7c:	b118      	cbz	r0, 800ed86 <_fflush_r+0x1a>
 800ed7e:	6a03      	ldr	r3, [r0, #32]
 800ed80:	b90b      	cbnz	r3, 800ed86 <_fflush_r+0x1a>
 800ed82:	f7fd fa6d 	bl	800c260 <__sinit>
 800ed86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d0f3      	beq.n	800ed76 <_fflush_r+0xa>
 800ed8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed90:	07d0      	lsls	r0, r2, #31
 800ed92:	d404      	bmi.n	800ed9e <_fflush_r+0x32>
 800ed94:	0599      	lsls	r1, r3, #22
 800ed96:	d402      	bmi.n	800ed9e <_fflush_r+0x32>
 800ed98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed9a:	f7fd fb7a 	bl	800c492 <__retarget_lock_acquire_recursive>
 800ed9e:	4628      	mov	r0, r5
 800eda0:	4621      	mov	r1, r4
 800eda2:	f7ff ff5f 	bl	800ec64 <__sflush_r>
 800eda6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eda8:	07da      	lsls	r2, r3, #31
 800edaa:	4605      	mov	r5, r0
 800edac:	d4e4      	bmi.n	800ed78 <_fflush_r+0xc>
 800edae:	89a3      	ldrh	r3, [r4, #12]
 800edb0:	059b      	lsls	r3, r3, #22
 800edb2:	d4e1      	bmi.n	800ed78 <_fflush_r+0xc>
 800edb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edb6:	f7fd fb6d 	bl	800c494 <__retarget_lock_release_recursive>
 800edba:	e7dd      	b.n	800ed78 <_fflush_r+0xc>

0800edbc <memmove>:
 800edbc:	4288      	cmp	r0, r1
 800edbe:	b510      	push	{r4, lr}
 800edc0:	eb01 0402 	add.w	r4, r1, r2
 800edc4:	d902      	bls.n	800edcc <memmove+0x10>
 800edc6:	4284      	cmp	r4, r0
 800edc8:	4623      	mov	r3, r4
 800edca:	d807      	bhi.n	800eddc <memmove+0x20>
 800edcc:	1e43      	subs	r3, r0, #1
 800edce:	42a1      	cmp	r1, r4
 800edd0:	d008      	beq.n	800ede4 <memmove+0x28>
 800edd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800edd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800edda:	e7f8      	b.n	800edce <memmove+0x12>
 800eddc:	4402      	add	r2, r0
 800edde:	4601      	mov	r1, r0
 800ede0:	428a      	cmp	r2, r1
 800ede2:	d100      	bne.n	800ede6 <memmove+0x2a>
 800ede4:	bd10      	pop	{r4, pc}
 800ede6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800edea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800edee:	e7f7      	b.n	800ede0 <memmove+0x24>

0800edf0 <strncmp>:
 800edf0:	b510      	push	{r4, lr}
 800edf2:	b16a      	cbz	r2, 800ee10 <strncmp+0x20>
 800edf4:	3901      	subs	r1, #1
 800edf6:	1884      	adds	r4, r0, r2
 800edf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edfc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ee00:	429a      	cmp	r2, r3
 800ee02:	d103      	bne.n	800ee0c <strncmp+0x1c>
 800ee04:	42a0      	cmp	r0, r4
 800ee06:	d001      	beq.n	800ee0c <strncmp+0x1c>
 800ee08:	2a00      	cmp	r2, #0
 800ee0a:	d1f5      	bne.n	800edf8 <strncmp+0x8>
 800ee0c:	1ad0      	subs	r0, r2, r3
 800ee0e:	bd10      	pop	{r4, pc}
 800ee10:	4610      	mov	r0, r2
 800ee12:	e7fc      	b.n	800ee0e <strncmp+0x1e>

0800ee14 <_sbrk_r>:
 800ee14:	b538      	push	{r3, r4, r5, lr}
 800ee16:	4d06      	ldr	r5, [pc, #24]	@ (800ee30 <_sbrk_r+0x1c>)
 800ee18:	2300      	movs	r3, #0
 800ee1a:	4604      	mov	r4, r0
 800ee1c:	4608      	mov	r0, r1
 800ee1e:	602b      	str	r3, [r5, #0]
 800ee20:	f7f2 fe4c 	bl	8001abc <_sbrk>
 800ee24:	1c43      	adds	r3, r0, #1
 800ee26:	d102      	bne.n	800ee2e <_sbrk_r+0x1a>
 800ee28:	682b      	ldr	r3, [r5, #0]
 800ee2a:	b103      	cbz	r3, 800ee2e <_sbrk_r+0x1a>
 800ee2c:	6023      	str	r3, [r4, #0]
 800ee2e:	bd38      	pop	{r3, r4, r5, pc}
 800ee30:	20000f50 	.word	0x20000f50

0800ee34 <memcpy>:
 800ee34:	440a      	add	r2, r1
 800ee36:	4291      	cmp	r1, r2
 800ee38:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee3c:	d100      	bne.n	800ee40 <memcpy+0xc>
 800ee3e:	4770      	bx	lr
 800ee40:	b510      	push	{r4, lr}
 800ee42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee46:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee4a:	4291      	cmp	r1, r2
 800ee4c:	d1f9      	bne.n	800ee42 <memcpy+0xe>
 800ee4e:	bd10      	pop	{r4, pc}

0800ee50 <nan>:
 800ee50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ee58 <nan+0x8>
 800ee54:	4770      	bx	lr
 800ee56:	bf00      	nop
 800ee58:	00000000 	.word	0x00000000
 800ee5c:	7ff80000 	.word	0x7ff80000

0800ee60 <__assert_func>:
 800ee60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee62:	4614      	mov	r4, r2
 800ee64:	461a      	mov	r2, r3
 800ee66:	4b09      	ldr	r3, [pc, #36]	@ (800ee8c <__assert_func+0x2c>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	4605      	mov	r5, r0
 800ee6c:	68d8      	ldr	r0, [r3, #12]
 800ee6e:	b14c      	cbz	r4, 800ee84 <__assert_func+0x24>
 800ee70:	4b07      	ldr	r3, [pc, #28]	@ (800ee90 <__assert_func+0x30>)
 800ee72:	9100      	str	r1, [sp, #0]
 800ee74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ee78:	4906      	ldr	r1, [pc, #24]	@ (800ee94 <__assert_func+0x34>)
 800ee7a:	462b      	mov	r3, r5
 800ee7c:	f000 fba8 	bl	800f5d0 <fiprintf>
 800ee80:	f000 fbb8 	bl	800f5f4 <abort>
 800ee84:	4b04      	ldr	r3, [pc, #16]	@ (800ee98 <__assert_func+0x38>)
 800ee86:	461c      	mov	r4, r3
 800ee88:	e7f3      	b.n	800ee72 <__assert_func+0x12>
 800ee8a:	bf00      	nop
 800ee8c:	2000012c 	.word	0x2000012c
 800ee90:	0800fd0a 	.word	0x0800fd0a
 800ee94:	0800fd17 	.word	0x0800fd17
 800ee98:	0800fd45 	.word	0x0800fd45

0800ee9c <_calloc_r>:
 800ee9c:	b570      	push	{r4, r5, r6, lr}
 800ee9e:	fba1 5402 	umull	r5, r4, r1, r2
 800eea2:	b934      	cbnz	r4, 800eeb2 <_calloc_r+0x16>
 800eea4:	4629      	mov	r1, r5
 800eea6:	f7fe f9cb 	bl	800d240 <_malloc_r>
 800eeaa:	4606      	mov	r6, r0
 800eeac:	b928      	cbnz	r0, 800eeba <_calloc_r+0x1e>
 800eeae:	4630      	mov	r0, r6
 800eeb0:	bd70      	pop	{r4, r5, r6, pc}
 800eeb2:	220c      	movs	r2, #12
 800eeb4:	6002      	str	r2, [r0, #0]
 800eeb6:	2600      	movs	r6, #0
 800eeb8:	e7f9      	b.n	800eeae <_calloc_r+0x12>
 800eeba:	462a      	mov	r2, r5
 800eebc:	4621      	mov	r1, r4
 800eebe:	f7fd fa6a 	bl	800c396 <memset>
 800eec2:	e7f4      	b.n	800eeae <_calloc_r+0x12>

0800eec4 <rshift>:
 800eec4:	6903      	ldr	r3, [r0, #16]
 800eec6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eeca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eece:	ea4f 1261 	mov.w	r2, r1, asr #5
 800eed2:	f100 0414 	add.w	r4, r0, #20
 800eed6:	dd45      	ble.n	800ef64 <rshift+0xa0>
 800eed8:	f011 011f 	ands.w	r1, r1, #31
 800eedc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eee0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eee4:	d10c      	bne.n	800ef00 <rshift+0x3c>
 800eee6:	f100 0710 	add.w	r7, r0, #16
 800eeea:	4629      	mov	r1, r5
 800eeec:	42b1      	cmp	r1, r6
 800eeee:	d334      	bcc.n	800ef5a <rshift+0x96>
 800eef0:	1a9b      	subs	r3, r3, r2
 800eef2:	009b      	lsls	r3, r3, #2
 800eef4:	1eea      	subs	r2, r5, #3
 800eef6:	4296      	cmp	r6, r2
 800eef8:	bf38      	it	cc
 800eefa:	2300      	movcc	r3, #0
 800eefc:	4423      	add	r3, r4
 800eefe:	e015      	b.n	800ef2c <rshift+0x68>
 800ef00:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ef04:	f1c1 0820 	rsb	r8, r1, #32
 800ef08:	40cf      	lsrs	r7, r1
 800ef0a:	f105 0e04 	add.w	lr, r5, #4
 800ef0e:	46a1      	mov	r9, r4
 800ef10:	4576      	cmp	r6, lr
 800ef12:	46f4      	mov	ip, lr
 800ef14:	d815      	bhi.n	800ef42 <rshift+0x7e>
 800ef16:	1a9a      	subs	r2, r3, r2
 800ef18:	0092      	lsls	r2, r2, #2
 800ef1a:	3a04      	subs	r2, #4
 800ef1c:	3501      	adds	r5, #1
 800ef1e:	42ae      	cmp	r6, r5
 800ef20:	bf38      	it	cc
 800ef22:	2200      	movcc	r2, #0
 800ef24:	18a3      	adds	r3, r4, r2
 800ef26:	50a7      	str	r7, [r4, r2]
 800ef28:	b107      	cbz	r7, 800ef2c <rshift+0x68>
 800ef2a:	3304      	adds	r3, #4
 800ef2c:	1b1a      	subs	r2, r3, r4
 800ef2e:	42a3      	cmp	r3, r4
 800ef30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ef34:	bf08      	it	eq
 800ef36:	2300      	moveq	r3, #0
 800ef38:	6102      	str	r2, [r0, #16]
 800ef3a:	bf08      	it	eq
 800ef3c:	6143      	streq	r3, [r0, #20]
 800ef3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef42:	f8dc c000 	ldr.w	ip, [ip]
 800ef46:	fa0c fc08 	lsl.w	ip, ip, r8
 800ef4a:	ea4c 0707 	orr.w	r7, ip, r7
 800ef4e:	f849 7b04 	str.w	r7, [r9], #4
 800ef52:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ef56:	40cf      	lsrs	r7, r1
 800ef58:	e7da      	b.n	800ef10 <rshift+0x4c>
 800ef5a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ef5e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ef62:	e7c3      	b.n	800eeec <rshift+0x28>
 800ef64:	4623      	mov	r3, r4
 800ef66:	e7e1      	b.n	800ef2c <rshift+0x68>

0800ef68 <__hexdig_fun>:
 800ef68:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ef6c:	2b09      	cmp	r3, #9
 800ef6e:	d802      	bhi.n	800ef76 <__hexdig_fun+0xe>
 800ef70:	3820      	subs	r0, #32
 800ef72:	b2c0      	uxtb	r0, r0
 800ef74:	4770      	bx	lr
 800ef76:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ef7a:	2b05      	cmp	r3, #5
 800ef7c:	d801      	bhi.n	800ef82 <__hexdig_fun+0x1a>
 800ef7e:	3847      	subs	r0, #71	@ 0x47
 800ef80:	e7f7      	b.n	800ef72 <__hexdig_fun+0xa>
 800ef82:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ef86:	2b05      	cmp	r3, #5
 800ef88:	d801      	bhi.n	800ef8e <__hexdig_fun+0x26>
 800ef8a:	3827      	subs	r0, #39	@ 0x27
 800ef8c:	e7f1      	b.n	800ef72 <__hexdig_fun+0xa>
 800ef8e:	2000      	movs	r0, #0
 800ef90:	4770      	bx	lr
	...

0800ef94 <__gethex>:
 800ef94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef98:	b085      	sub	sp, #20
 800ef9a:	468a      	mov	sl, r1
 800ef9c:	9302      	str	r3, [sp, #8]
 800ef9e:	680b      	ldr	r3, [r1, #0]
 800efa0:	9001      	str	r0, [sp, #4]
 800efa2:	4690      	mov	r8, r2
 800efa4:	1c9c      	adds	r4, r3, #2
 800efa6:	46a1      	mov	r9, r4
 800efa8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800efac:	2830      	cmp	r0, #48	@ 0x30
 800efae:	d0fa      	beq.n	800efa6 <__gethex+0x12>
 800efb0:	eba9 0303 	sub.w	r3, r9, r3
 800efb4:	f1a3 0b02 	sub.w	fp, r3, #2
 800efb8:	f7ff ffd6 	bl	800ef68 <__hexdig_fun>
 800efbc:	4605      	mov	r5, r0
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d168      	bne.n	800f094 <__gethex+0x100>
 800efc2:	49a0      	ldr	r1, [pc, #640]	@ (800f244 <__gethex+0x2b0>)
 800efc4:	2201      	movs	r2, #1
 800efc6:	4648      	mov	r0, r9
 800efc8:	f7ff ff12 	bl	800edf0 <strncmp>
 800efcc:	4607      	mov	r7, r0
 800efce:	2800      	cmp	r0, #0
 800efd0:	d167      	bne.n	800f0a2 <__gethex+0x10e>
 800efd2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800efd6:	4626      	mov	r6, r4
 800efd8:	f7ff ffc6 	bl	800ef68 <__hexdig_fun>
 800efdc:	2800      	cmp	r0, #0
 800efde:	d062      	beq.n	800f0a6 <__gethex+0x112>
 800efe0:	4623      	mov	r3, r4
 800efe2:	7818      	ldrb	r0, [r3, #0]
 800efe4:	2830      	cmp	r0, #48	@ 0x30
 800efe6:	4699      	mov	r9, r3
 800efe8:	f103 0301 	add.w	r3, r3, #1
 800efec:	d0f9      	beq.n	800efe2 <__gethex+0x4e>
 800efee:	f7ff ffbb 	bl	800ef68 <__hexdig_fun>
 800eff2:	fab0 f580 	clz	r5, r0
 800eff6:	096d      	lsrs	r5, r5, #5
 800eff8:	f04f 0b01 	mov.w	fp, #1
 800effc:	464a      	mov	r2, r9
 800effe:	4616      	mov	r6, r2
 800f000:	3201      	adds	r2, #1
 800f002:	7830      	ldrb	r0, [r6, #0]
 800f004:	f7ff ffb0 	bl	800ef68 <__hexdig_fun>
 800f008:	2800      	cmp	r0, #0
 800f00a:	d1f8      	bne.n	800effe <__gethex+0x6a>
 800f00c:	498d      	ldr	r1, [pc, #564]	@ (800f244 <__gethex+0x2b0>)
 800f00e:	2201      	movs	r2, #1
 800f010:	4630      	mov	r0, r6
 800f012:	f7ff feed 	bl	800edf0 <strncmp>
 800f016:	2800      	cmp	r0, #0
 800f018:	d13f      	bne.n	800f09a <__gethex+0x106>
 800f01a:	b944      	cbnz	r4, 800f02e <__gethex+0x9a>
 800f01c:	1c74      	adds	r4, r6, #1
 800f01e:	4622      	mov	r2, r4
 800f020:	4616      	mov	r6, r2
 800f022:	3201      	adds	r2, #1
 800f024:	7830      	ldrb	r0, [r6, #0]
 800f026:	f7ff ff9f 	bl	800ef68 <__hexdig_fun>
 800f02a:	2800      	cmp	r0, #0
 800f02c:	d1f8      	bne.n	800f020 <__gethex+0x8c>
 800f02e:	1ba4      	subs	r4, r4, r6
 800f030:	00a7      	lsls	r7, r4, #2
 800f032:	7833      	ldrb	r3, [r6, #0]
 800f034:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f038:	2b50      	cmp	r3, #80	@ 0x50
 800f03a:	d13e      	bne.n	800f0ba <__gethex+0x126>
 800f03c:	7873      	ldrb	r3, [r6, #1]
 800f03e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f040:	d033      	beq.n	800f0aa <__gethex+0x116>
 800f042:	2b2d      	cmp	r3, #45	@ 0x2d
 800f044:	d034      	beq.n	800f0b0 <__gethex+0x11c>
 800f046:	1c71      	adds	r1, r6, #1
 800f048:	2400      	movs	r4, #0
 800f04a:	7808      	ldrb	r0, [r1, #0]
 800f04c:	f7ff ff8c 	bl	800ef68 <__hexdig_fun>
 800f050:	1e43      	subs	r3, r0, #1
 800f052:	b2db      	uxtb	r3, r3
 800f054:	2b18      	cmp	r3, #24
 800f056:	d830      	bhi.n	800f0ba <__gethex+0x126>
 800f058:	f1a0 0210 	sub.w	r2, r0, #16
 800f05c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f060:	f7ff ff82 	bl	800ef68 <__hexdig_fun>
 800f064:	f100 3cff 	add.w	ip, r0, #4294967295
 800f068:	fa5f fc8c 	uxtb.w	ip, ip
 800f06c:	f1bc 0f18 	cmp.w	ip, #24
 800f070:	f04f 030a 	mov.w	r3, #10
 800f074:	d91e      	bls.n	800f0b4 <__gethex+0x120>
 800f076:	b104      	cbz	r4, 800f07a <__gethex+0xe6>
 800f078:	4252      	negs	r2, r2
 800f07a:	4417      	add	r7, r2
 800f07c:	f8ca 1000 	str.w	r1, [sl]
 800f080:	b1ed      	cbz	r5, 800f0be <__gethex+0x12a>
 800f082:	f1bb 0f00 	cmp.w	fp, #0
 800f086:	bf0c      	ite	eq
 800f088:	2506      	moveq	r5, #6
 800f08a:	2500      	movne	r5, #0
 800f08c:	4628      	mov	r0, r5
 800f08e:	b005      	add	sp, #20
 800f090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f094:	2500      	movs	r5, #0
 800f096:	462c      	mov	r4, r5
 800f098:	e7b0      	b.n	800effc <__gethex+0x68>
 800f09a:	2c00      	cmp	r4, #0
 800f09c:	d1c7      	bne.n	800f02e <__gethex+0x9a>
 800f09e:	4627      	mov	r7, r4
 800f0a0:	e7c7      	b.n	800f032 <__gethex+0x9e>
 800f0a2:	464e      	mov	r6, r9
 800f0a4:	462f      	mov	r7, r5
 800f0a6:	2501      	movs	r5, #1
 800f0a8:	e7c3      	b.n	800f032 <__gethex+0x9e>
 800f0aa:	2400      	movs	r4, #0
 800f0ac:	1cb1      	adds	r1, r6, #2
 800f0ae:	e7cc      	b.n	800f04a <__gethex+0xb6>
 800f0b0:	2401      	movs	r4, #1
 800f0b2:	e7fb      	b.n	800f0ac <__gethex+0x118>
 800f0b4:	fb03 0002 	mla	r0, r3, r2, r0
 800f0b8:	e7ce      	b.n	800f058 <__gethex+0xc4>
 800f0ba:	4631      	mov	r1, r6
 800f0bc:	e7de      	b.n	800f07c <__gethex+0xe8>
 800f0be:	eba6 0309 	sub.w	r3, r6, r9
 800f0c2:	3b01      	subs	r3, #1
 800f0c4:	4629      	mov	r1, r5
 800f0c6:	2b07      	cmp	r3, #7
 800f0c8:	dc0a      	bgt.n	800f0e0 <__gethex+0x14c>
 800f0ca:	9801      	ldr	r0, [sp, #4]
 800f0cc:	f7fe f944 	bl	800d358 <_Balloc>
 800f0d0:	4604      	mov	r4, r0
 800f0d2:	b940      	cbnz	r0, 800f0e6 <__gethex+0x152>
 800f0d4:	4b5c      	ldr	r3, [pc, #368]	@ (800f248 <__gethex+0x2b4>)
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	21e4      	movs	r1, #228	@ 0xe4
 800f0da:	485c      	ldr	r0, [pc, #368]	@ (800f24c <__gethex+0x2b8>)
 800f0dc:	f7ff fec0 	bl	800ee60 <__assert_func>
 800f0e0:	3101      	adds	r1, #1
 800f0e2:	105b      	asrs	r3, r3, #1
 800f0e4:	e7ef      	b.n	800f0c6 <__gethex+0x132>
 800f0e6:	f100 0a14 	add.w	sl, r0, #20
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	4655      	mov	r5, sl
 800f0ee:	469b      	mov	fp, r3
 800f0f0:	45b1      	cmp	r9, r6
 800f0f2:	d337      	bcc.n	800f164 <__gethex+0x1d0>
 800f0f4:	f845 bb04 	str.w	fp, [r5], #4
 800f0f8:	eba5 050a 	sub.w	r5, r5, sl
 800f0fc:	10ad      	asrs	r5, r5, #2
 800f0fe:	6125      	str	r5, [r4, #16]
 800f100:	4658      	mov	r0, fp
 800f102:	f7fe fa1b 	bl	800d53c <__hi0bits>
 800f106:	016d      	lsls	r5, r5, #5
 800f108:	f8d8 6000 	ldr.w	r6, [r8]
 800f10c:	1a2d      	subs	r5, r5, r0
 800f10e:	42b5      	cmp	r5, r6
 800f110:	dd54      	ble.n	800f1bc <__gethex+0x228>
 800f112:	1bad      	subs	r5, r5, r6
 800f114:	4629      	mov	r1, r5
 800f116:	4620      	mov	r0, r4
 800f118:	f7fe fda7 	bl	800dc6a <__any_on>
 800f11c:	4681      	mov	r9, r0
 800f11e:	b178      	cbz	r0, 800f140 <__gethex+0x1ac>
 800f120:	1e6b      	subs	r3, r5, #1
 800f122:	1159      	asrs	r1, r3, #5
 800f124:	f003 021f 	and.w	r2, r3, #31
 800f128:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f12c:	f04f 0901 	mov.w	r9, #1
 800f130:	fa09 f202 	lsl.w	r2, r9, r2
 800f134:	420a      	tst	r2, r1
 800f136:	d003      	beq.n	800f140 <__gethex+0x1ac>
 800f138:	454b      	cmp	r3, r9
 800f13a:	dc36      	bgt.n	800f1aa <__gethex+0x216>
 800f13c:	f04f 0902 	mov.w	r9, #2
 800f140:	4629      	mov	r1, r5
 800f142:	4620      	mov	r0, r4
 800f144:	f7ff febe 	bl	800eec4 <rshift>
 800f148:	442f      	add	r7, r5
 800f14a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f14e:	42bb      	cmp	r3, r7
 800f150:	da42      	bge.n	800f1d8 <__gethex+0x244>
 800f152:	9801      	ldr	r0, [sp, #4]
 800f154:	4621      	mov	r1, r4
 800f156:	f7fe f93f 	bl	800d3d8 <_Bfree>
 800f15a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f15c:	2300      	movs	r3, #0
 800f15e:	6013      	str	r3, [r2, #0]
 800f160:	25a3      	movs	r5, #163	@ 0xa3
 800f162:	e793      	b.n	800f08c <__gethex+0xf8>
 800f164:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f168:	2a2e      	cmp	r2, #46	@ 0x2e
 800f16a:	d012      	beq.n	800f192 <__gethex+0x1fe>
 800f16c:	2b20      	cmp	r3, #32
 800f16e:	d104      	bne.n	800f17a <__gethex+0x1e6>
 800f170:	f845 bb04 	str.w	fp, [r5], #4
 800f174:	f04f 0b00 	mov.w	fp, #0
 800f178:	465b      	mov	r3, fp
 800f17a:	7830      	ldrb	r0, [r6, #0]
 800f17c:	9303      	str	r3, [sp, #12]
 800f17e:	f7ff fef3 	bl	800ef68 <__hexdig_fun>
 800f182:	9b03      	ldr	r3, [sp, #12]
 800f184:	f000 000f 	and.w	r0, r0, #15
 800f188:	4098      	lsls	r0, r3
 800f18a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f18e:	3304      	adds	r3, #4
 800f190:	e7ae      	b.n	800f0f0 <__gethex+0x15c>
 800f192:	45b1      	cmp	r9, r6
 800f194:	d8ea      	bhi.n	800f16c <__gethex+0x1d8>
 800f196:	492b      	ldr	r1, [pc, #172]	@ (800f244 <__gethex+0x2b0>)
 800f198:	9303      	str	r3, [sp, #12]
 800f19a:	2201      	movs	r2, #1
 800f19c:	4630      	mov	r0, r6
 800f19e:	f7ff fe27 	bl	800edf0 <strncmp>
 800f1a2:	9b03      	ldr	r3, [sp, #12]
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	d1e1      	bne.n	800f16c <__gethex+0x1d8>
 800f1a8:	e7a2      	b.n	800f0f0 <__gethex+0x15c>
 800f1aa:	1ea9      	subs	r1, r5, #2
 800f1ac:	4620      	mov	r0, r4
 800f1ae:	f7fe fd5c 	bl	800dc6a <__any_on>
 800f1b2:	2800      	cmp	r0, #0
 800f1b4:	d0c2      	beq.n	800f13c <__gethex+0x1a8>
 800f1b6:	f04f 0903 	mov.w	r9, #3
 800f1ba:	e7c1      	b.n	800f140 <__gethex+0x1ac>
 800f1bc:	da09      	bge.n	800f1d2 <__gethex+0x23e>
 800f1be:	1b75      	subs	r5, r6, r5
 800f1c0:	4621      	mov	r1, r4
 800f1c2:	9801      	ldr	r0, [sp, #4]
 800f1c4:	462a      	mov	r2, r5
 800f1c6:	f7fe fb17 	bl	800d7f8 <__lshift>
 800f1ca:	1b7f      	subs	r7, r7, r5
 800f1cc:	4604      	mov	r4, r0
 800f1ce:	f100 0a14 	add.w	sl, r0, #20
 800f1d2:	f04f 0900 	mov.w	r9, #0
 800f1d6:	e7b8      	b.n	800f14a <__gethex+0x1b6>
 800f1d8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f1dc:	42bd      	cmp	r5, r7
 800f1de:	dd6f      	ble.n	800f2c0 <__gethex+0x32c>
 800f1e0:	1bed      	subs	r5, r5, r7
 800f1e2:	42ae      	cmp	r6, r5
 800f1e4:	dc34      	bgt.n	800f250 <__gethex+0x2bc>
 800f1e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f1ea:	2b02      	cmp	r3, #2
 800f1ec:	d022      	beq.n	800f234 <__gethex+0x2a0>
 800f1ee:	2b03      	cmp	r3, #3
 800f1f0:	d024      	beq.n	800f23c <__gethex+0x2a8>
 800f1f2:	2b01      	cmp	r3, #1
 800f1f4:	d115      	bne.n	800f222 <__gethex+0x28e>
 800f1f6:	42ae      	cmp	r6, r5
 800f1f8:	d113      	bne.n	800f222 <__gethex+0x28e>
 800f1fa:	2e01      	cmp	r6, #1
 800f1fc:	d10b      	bne.n	800f216 <__gethex+0x282>
 800f1fe:	9a02      	ldr	r2, [sp, #8]
 800f200:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f204:	6013      	str	r3, [r2, #0]
 800f206:	2301      	movs	r3, #1
 800f208:	6123      	str	r3, [r4, #16]
 800f20a:	f8ca 3000 	str.w	r3, [sl]
 800f20e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f210:	2562      	movs	r5, #98	@ 0x62
 800f212:	601c      	str	r4, [r3, #0]
 800f214:	e73a      	b.n	800f08c <__gethex+0xf8>
 800f216:	1e71      	subs	r1, r6, #1
 800f218:	4620      	mov	r0, r4
 800f21a:	f7fe fd26 	bl	800dc6a <__any_on>
 800f21e:	2800      	cmp	r0, #0
 800f220:	d1ed      	bne.n	800f1fe <__gethex+0x26a>
 800f222:	9801      	ldr	r0, [sp, #4]
 800f224:	4621      	mov	r1, r4
 800f226:	f7fe f8d7 	bl	800d3d8 <_Bfree>
 800f22a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f22c:	2300      	movs	r3, #0
 800f22e:	6013      	str	r3, [r2, #0]
 800f230:	2550      	movs	r5, #80	@ 0x50
 800f232:	e72b      	b.n	800f08c <__gethex+0xf8>
 800f234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f236:	2b00      	cmp	r3, #0
 800f238:	d1f3      	bne.n	800f222 <__gethex+0x28e>
 800f23a:	e7e0      	b.n	800f1fe <__gethex+0x26a>
 800f23c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d1dd      	bne.n	800f1fe <__gethex+0x26a>
 800f242:	e7ee      	b.n	800f222 <__gethex+0x28e>
 800f244:	0800fcef 	.word	0x0800fcef
 800f248:	0800fc85 	.word	0x0800fc85
 800f24c:	0800fd46 	.word	0x0800fd46
 800f250:	1e6f      	subs	r7, r5, #1
 800f252:	f1b9 0f00 	cmp.w	r9, #0
 800f256:	d130      	bne.n	800f2ba <__gethex+0x326>
 800f258:	b127      	cbz	r7, 800f264 <__gethex+0x2d0>
 800f25a:	4639      	mov	r1, r7
 800f25c:	4620      	mov	r0, r4
 800f25e:	f7fe fd04 	bl	800dc6a <__any_on>
 800f262:	4681      	mov	r9, r0
 800f264:	117a      	asrs	r2, r7, #5
 800f266:	2301      	movs	r3, #1
 800f268:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f26c:	f007 071f 	and.w	r7, r7, #31
 800f270:	40bb      	lsls	r3, r7
 800f272:	4213      	tst	r3, r2
 800f274:	4629      	mov	r1, r5
 800f276:	4620      	mov	r0, r4
 800f278:	bf18      	it	ne
 800f27a:	f049 0902 	orrne.w	r9, r9, #2
 800f27e:	f7ff fe21 	bl	800eec4 <rshift>
 800f282:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f286:	1b76      	subs	r6, r6, r5
 800f288:	2502      	movs	r5, #2
 800f28a:	f1b9 0f00 	cmp.w	r9, #0
 800f28e:	d047      	beq.n	800f320 <__gethex+0x38c>
 800f290:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f294:	2b02      	cmp	r3, #2
 800f296:	d015      	beq.n	800f2c4 <__gethex+0x330>
 800f298:	2b03      	cmp	r3, #3
 800f29a:	d017      	beq.n	800f2cc <__gethex+0x338>
 800f29c:	2b01      	cmp	r3, #1
 800f29e:	d109      	bne.n	800f2b4 <__gethex+0x320>
 800f2a0:	f019 0f02 	tst.w	r9, #2
 800f2a4:	d006      	beq.n	800f2b4 <__gethex+0x320>
 800f2a6:	f8da 3000 	ldr.w	r3, [sl]
 800f2aa:	ea49 0903 	orr.w	r9, r9, r3
 800f2ae:	f019 0f01 	tst.w	r9, #1
 800f2b2:	d10e      	bne.n	800f2d2 <__gethex+0x33e>
 800f2b4:	f045 0510 	orr.w	r5, r5, #16
 800f2b8:	e032      	b.n	800f320 <__gethex+0x38c>
 800f2ba:	f04f 0901 	mov.w	r9, #1
 800f2be:	e7d1      	b.n	800f264 <__gethex+0x2d0>
 800f2c0:	2501      	movs	r5, #1
 800f2c2:	e7e2      	b.n	800f28a <__gethex+0x2f6>
 800f2c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2c6:	f1c3 0301 	rsb	r3, r3, #1
 800f2ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f2cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d0f0      	beq.n	800f2b4 <__gethex+0x320>
 800f2d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f2d6:	f104 0314 	add.w	r3, r4, #20
 800f2da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f2de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f2e2:	f04f 0c00 	mov.w	ip, #0
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f2f0:	d01b      	beq.n	800f32a <__gethex+0x396>
 800f2f2:	3201      	adds	r2, #1
 800f2f4:	6002      	str	r2, [r0, #0]
 800f2f6:	2d02      	cmp	r5, #2
 800f2f8:	f104 0314 	add.w	r3, r4, #20
 800f2fc:	d13c      	bne.n	800f378 <__gethex+0x3e4>
 800f2fe:	f8d8 2000 	ldr.w	r2, [r8]
 800f302:	3a01      	subs	r2, #1
 800f304:	42b2      	cmp	r2, r6
 800f306:	d109      	bne.n	800f31c <__gethex+0x388>
 800f308:	1171      	asrs	r1, r6, #5
 800f30a:	2201      	movs	r2, #1
 800f30c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f310:	f006 061f 	and.w	r6, r6, #31
 800f314:	fa02 f606 	lsl.w	r6, r2, r6
 800f318:	421e      	tst	r6, r3
 800f31a:	d13a      	bne.n	800f392 <__gethex+0x3fe>
 800f31c:	f045 0520 	orr.w	r5, r5, #32
 800f320:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f322:	601c      	str	r4, [r3, #0]
 800f324:	9b02      	ldr	r3, [sp, #8]
 800f326:	601f      	str	r7, [r3, #0]
 800f328:	e6b0      	b.n	800f08c <__gethex+0xf8>
 800f32a:	4299      	cmp	r1, r3
 800f32c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f330:	d8d9      	bhi.n	800f2e6 <__gethex+0x352>
 800f332:	68a3      	ldr	r3, [r4, #8]
 800f334:	459b      	cmp	fp, r3
 800f336:	db17      	blt.n	800f368 <__gethex+0x3d4>
 800f338:	6861      	ldr	r1, [r4, #4]
 800f33a:	9801      	ldr	r0, [sp, #4]
 800f33c:	3101      	adds	r1, #1
 800f33e:	f7fe f80b 	bl	800d358 <_Balloc>
 800f342:	4681      	mov	r9, r0
 800f344:	b918      	cbnz	r0, 800f34e <__gethex+0x3ba>
 800f346:	4b1a      	ldr	r3, [pc, #104]	@ (800f3b0 <__gethex+0x41c>)
 800f348:	4602      	mov	r2, r0
 800f34a:	2184      	movs	r1, #132	@ 0x84
 800f34c:	e6c5      	b.n	800f0da <__gethex+0x146>
 800f34e:	6922      	ldr	r2, [r4, #16]
 800f350:	3202      	adds	r2, #2
 800f352:	f104 010c 	add.w	r1, r4, #12
 800f356:	0092      	lsls	r2, r2, #2
 800f358:	300c      	adds	r0, #12
 800f35a:	f7ff fd6b 	bl	800ee34 <memcpy>
 800f35e:	4621      	mov	r1, r4
 800f360:	9801      	ldr	r0, [sp, #4]
 800f362:	f7fe f839 	bl	800d3d8 <_Bfree>
 800f366:	464c      	mov	r4, r9
 800f368:	6923      	ldr	r3, [r4, #16]
 800f36a:	1c5a      	adds	r2, r3, #1
 800f36c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f370:	6122      	str	r2, [r4, #16]
 800f372:	2201      	movs	r2, #1
 800f374:	615a      	str	r2, [r3, #20]
 800f376:	e7be      	b.n	800f2f6 <__gethex+0x362>
 800f378:	6922      	ldr	r2, [r4, #16]
 800f37a:	455a      	cmp	r2, fp
 800f37c:	dd0b      	ble.n	800f396 <__gethex+0x402>
 800f37e:	2101      	movs	r1, #1
 800f380:	4620      	mov	r0, r4
 800f382:	f7ff fd9f 	bl	800eec4 <rshift>
 800f386:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f38a:	3701      	adds	r7, #1
 800f38c:	42bb      	cmp	r3, r7
 800f38e:	f6ff aee0 	blt.w	800f152 <__gethex+0x1be>
 800f392:	2501      	movs	r5, #1
 800f394:	e7c2      	b.n	800f31c <__gethex+0x388>
 800f396:	f016 061f 	ands.w	r6, r6, #31
 800f39a:	d0fa      	beq.n	800f392 <__gethex+0x3fe>
 800f39c:	4453      	add	r3, sl
 800f39e:	f1c6 0620 	rsb	r6, r6, #32
 800f3a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f3a6:	f7fe f8c9 	bl	800d53c <__hi0bits>
 800f3aa:	42b0      	cmp	r0, r6
 800f3ac:	dbe7      	blt.n	800f37e <__gethex+0x3ea>
 800f3ae:	e7f0      	b.n	800f392 <__gethex+0x3fe>
 800f3b0:	0800fc85 	.word	0x0800fc85

0800f3b4 <L_shift>:
 800f3b4:	f1c2 0208 	rsb	r2, r2, #8
 800f3b8:	0092      	lsls	r2, r2, #2
 800f3ba:	b570      	push	{r4, r5, r6, lr}
 800f3bc:	f1c2 0620 	rsb	r6, r2, #32
 800f3c0:	6843      	ldr	r3, [r0, #4]
 800f3c2:	6804      	ldr	r4, [r0, #0]
 800f3c4:	fa03 f506 	lsl.w	r5, r3, r6
 800f3c8:	432c      	orrs	r4, r5
 800f3ca:	40d3      	lsrs	r3, r2
 800f3cc:	6004      	str	r4, [r0, #0]
 800f3ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800f3d2:	4288      	cmp	r0, r1
 800f3d4:	d3f4      	bcc.n	800f3c0 <L_shift+0xc>
 800f3d6:	bd70      	pop	{r4, r5, r6, pc}

0800f3d8 <__match>:
 800f3d8:	b530      	push	{r4, r5, lr}
 800f3da:	6803      	ldr	r3, [r0, #0]
 800f3dc:	3301      	adds	r3, #1
 800f3de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3e2:	b914      	cbnz	r4, 800f3ea <__match+0x12>
 800f3e4:	6003      	str	r3, [r0, #0]
 800f3e6:	2001      	movs	r0, #1
 800f3e8:	bd30      	pop	{r4, r5, pc}
 800f3ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f3f2:	2d19      	cmp	r5, #25
 800f3f4:	bf98      	it	ls
 800f3f6:	3220      	addls	r2, #32
 800f3f8:	42a2      	cmp	r2, r4
 800f3fa:	d0f0      	beq.n	800f3de <__match+0x6>
 800f3fc:	2000      	movs	r0, #0
 800f3fe:	e7f3      	b.n	800f3e8 <__match+0x10>

0800f400 <__hexnan>:
 800f400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f404:	680b      	ldr	r3, [r1, #0]
 800f406:	6801      	ldr	r1, [r0, #0]
 800f408:	115e      	asrs	r6, r3, #5
 800f40a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f40e:	f013 031f 	ands.w	r3, r3, #31
 800f412:	b087      	sub	sp, #28
 800f414:	bf18      	it	ne
 800f416:	3604      	addne	r6, #4
 800f418:	2500      	movs	r5, #0
 800f41a:	1f37      	subs	r7, r6, #4
 800f41c:	4682      	mov	sl, r0
 800f41e:	4690      	mov	r8, r2
 800f420:	9301      	str	r3, [sp, #4]
 800f422:	f846 5c04 	str.w	r5, [r6, #-4]
 800f426:	46b9      	mov	r9, r7
 800f428:	463c      	mov	r4, r7
 800f42a:	9502      	str	r5, [sp, #8]
 800f42c:	46ab      	mov	fp, r5
 800f42e:	784a      	ldrb	r2, [r1, #1]
 800f430:	1c4b      	adds	r3, r1, #1
 800f432:	9303      	str	r3, [sp, #12]
 800f434:	b342      	cbz	r2, 800f488 <__hexnan+0x88>
 800f436:	4610      	mov	r0, r2
 800f438:	9105      	str	r1, [sp, #20]
 800f43a:	9204      	str	r2, [sp, #16]
 800f43c:	f7ff fd94 	bl	800ef68 <__hexdig_fun>
 800f440:	2800      	cmp	r0, #0
 800f442:	d151      	bne.n	800f4e8 <__hexnan+0xe8>
 800f444:	9a04      	ldr	r2, [sp, #16]
 800f446:	9905      	ldr	r1, [sp, #20]
 800f448:	2a20      	cmp	r2, #32
 800f44a:	d818      	bhi.n	800f47e <__hexnan+0x7e>
 800f44c:	9b02      	ldr	r3, [sp, #8]
 800f44e:	459b      	cmp	fp, r3
 800f450:	dd13      	ble.n	800f47a <__hexnan+0x7a>
 800f452:	454c      	cmp	r4, r9
 800f454:	d206      	bcs.n	800f464 <__hexnan+0x64>
 800f456:	2d07      	cmp	r5, #7
 800f458:	dc04      	bgt.n	800f464 <__hexnan+0x64>
 800f45a:	462a      	mov	r2, r5
 800f45c:	4649      	mov	r1, r9
 800f45e:	4620      	mov	r0, r4
 800f460:	f7ff ffa8 	bl	800f3b4 <L_shift>
 800f464:	4544      	cmp	r4, r8
 800f466:	d952      	bls.n	800f50e <__hexnan+0x10e>
 800f468:	2300      	movs	r3, #0
 800f46a:	f1a4 0904 	sub.w	r9, r4, #4
 800f46e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f472:	f8cd b008 	str.w	fp, [sp, #8]
 800f476:	464c      	mov	r4, r9
 800f478:	461d      	mov	r5, r3
 800f47a:	9903      	ldr	r1, [sp, #12]
 800f47c:	e7d7      	b.n	800f42e <__hexnan+0x2e>
 800f47e:	2a29      	cmp	r2, #41	@ 0x29
 800f480:	d157      	bne.n	800f532 <__hexnan+0x132>
 800f482:	3102      	adds	r1, #2
 800f484:	f8ca 1000 	str.w	r1, [sl]
 800f488:	f1bb 0f00 	cmp.w	fp, #0
 800f48c:	d051      	beq.n	800f532 <__hexnan+0x132>
 800f48e:	454c      	cmp	r4, r9
 800f490:	d206      	bcs.n	800f4a0 <__hexnan+0xa0>
 800f492:	2d07      	cmp	r5, #7
 800f494:	dc04      	bgt.n	800f4a0 <__hexnan+0xa0>
 800f496:	462a      	mov	r2, r5
 800f498:	4649      	mov	r1, r9
 800f49a:	4620      	mov	r0, r4
 800f49c:	f7ff ff8a 	bl	800f3b4 <L_shift>
 800f4a0:	4544      	cmp	r4, r8
 800f4a2:	d936      	bls.n	800f512 <__hexnan+0x112>
 800f4a4:	f1a8 0204 	sub.w	r2, r8, #4
 800f4a8:	4623      	mov	r3, r4
 800f4aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800f4ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800f4b2:	429f      	cmp	r7, r3
 800f4b4:	d2f9      	bcs.n	800f4aa <__hexnan+0xaa>
 800f4b6:	1b3b      	subs	r3, r7, r4
 800f4b8:	f023 0303 	bic.w	r3, r3, #3
 800f4bc:	3304      	adds	r3, #4
 800f4be:	3401      	adds	r4, #1
 800f4c0:	3e03      	subs	r6, #3
 800f4c2:	42b4      	cmp	r4, r6
 800f4c4:	bf88      	it	hi
 800f4c6:	2304      	movhi	r3, #4
 800f4c8:	4443      	add	r3, r8
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	f843 2b04 	str.w	r2, [r3], #4
 800f4d0:	429f      	cmp	r7, r3
 800f4d2:	d2fb      	bcs.n	800f4cc <__hexnan+0xcc>
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	b91b      	cbnz	r3, 800f4e0 <__hexnan+0xe0>
 800f4d8:	4547      	cmp	r7, r8
 800f4da:	d128      	bne.n	800f52e <__hexnan+0x12e>
 800f4dc:	2301      	movs	r3, #1
 800f4de:	603b      	str	r3, [r7, #0]
 800f4e0:	2005      	movs	r0, #5
 800f4e2:	b007      	add	sp, #28
 800f4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4e8:	3501      	adds	r5, #1
 800f4ea:	2d08      	cmp	r5, #8
 800f4ec:	f10b 0b01 	add.w	fp, fp, #1
 800f4f0:	dd06      	ble.n	800f500 <__hexnan+0x100>
 800f4f2:	4544      	cmp	r4, r8
 800f4f4:	d9c1      	bls.n	800f47a <__hexnan+0x7a>
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f4fc:	2501      	movs	r5, #1
 800f4fe:	3c04      	subs	r4, #4
 800f500:	6822      	ldr	r2, [r4, #0]
 800f502:	f000 000f 	and.w	r0, r0, #15
 800f506:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f50a:	6020      	str	r0, [r4, #0]
 800f50c:	e7b5      	b.n	800f47a <__hexnan+0x7a>
 800f50e:	2508      	movs	r5, #8
 800f510:	e7b3      	b.n	800f47a <__hexnan+0x7a>
 800f512:	9b01      	ldr	r3, [sp, #4]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d0dd      	beq.n	800f4d4 <__hexnan+0xd4>
 800f518:	f1c3 0320 	rsb	r3, r3, #32
 800f51c:	f04f 32ff 	mov.w	r2, #4294967295
 800f520:	40da      	lsrs	r2, r3
 800f522:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f526:	4013      	ands	r3, r2
 800f528:	f846 3c04 	str.w	r3, [r6, #-4]
 800f52c:	e7d2      	b.n	800f4d4 <__hexnan+0xd4>
 800f52e:	3f04      	subs	r7, #4
 800f530:	e7d0      	b.n	800f4d4 <__hexnan+0xd4>
 800f532:	2004      	movs	r0, #4
 800f534:	e7d5      	b.n	800f4e2 <__hexnan+0xe2>

0800f536 <__ascii_mbtowc>:
 800f536:	b082      	sub	sp, #8
 800f538:	b901      	cbnz	r1, 800f53c <__ascii_mbtowc+0x6>
 800f53a:	a901      	add	r1, sp, #4
 800f53c:	b142      	cbz	r2, 800f550 <__ascii_mbtowc+0x1a>
 800f53e:	b14b      	cbz	r3, 800f554 <__ascii_mbtowc+0x1e>
 800f540:	7813      	ldrb	r3, [r2, #0]
 800f542:	600b      	str	r3, [r1, #0]
 800f544:	7812      	ldrb	r2, [r2, #0]
 800f546:	1e10      	subs	r0, r2, #0
 800f548:	bf18      	it	ne
 800f54a:	2001      	movne	r0, #1
 800f54c:	b002      	add	sp, #8
 800f54e:	4770      	bx	lr
 800f550:	4610      	mov	r0, r2
 800f552:	e7fb      	b.n	800f54c <__ascii_mbtowc+0x16>
 800f554:	f06f 0001 	mvn.w	r0, #1
 800f558:	e7f8      	b.n	800f54c <__ascii_mbtowc+0x16>

0800f55a <_realloc_r>:
 800f55a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f55e:	4607      	mov	r7, r0
 800f560:	4614      	mov	r4, r2
 800f562:	460d      	mov	r5, r1
 800f564:	b921      	cbnz	r1, 800f570 <_realloc_r+0x16>
 800f566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f56a:	4611      	mov	r1, r2
 800f56c:	f7fd be68 	b.w	800d240 <_malloc_r>
 800f570:	b92a      	cbnz	r2, 800f57e <_realloc_r+0x24>
 800f572:	f7fd fdf1 	bl	800d158 <_free_r>
 800f576:	4625      	mov	r5, r4
 800f578:	4628      	mov	r0, r5
 800f57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f57e:	f000 f840 	bl	800f602 <_malloc_usable_size_r>
 800f582:	4284      	cmp	r4, r0
 800f584:	4606      	mov	r6, r0
 800f586:	d802      	bhi.n	800f58e <_realloc_r+0x34>
 800f588:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f58c:	d8f4      	bhi.n	800f578 <_realloc_r+0x1e>
 800f58e:	4621      	mov	r1, r4
 800f590:	4638      	mov	r0, r7
 800f592:	f7fd fe55 	bl	800d240 <_malloc_r>
 800f596:	4680      	mov	r8, r0
 800f598:	b908      	cbnz	r0, 800f59e <_realloc_r+0x44>
 800f59a:	4645      	mov	r5, r8
 800f59c:	e7ec      	b.n	800f578 <_realloc_r+0x1e>
 800f59e:	42b4      	cmp	r4, r6
 800f5a0:	4622      	mov	r2, r4
 800f5a2:	4629      	mov	r1, r5
 800f5a4:	bf28      	it	cs
 800f5a6:	4632      	movcs	r2, r6
 800f5a8:	f7ff fc44 	bl	800ee34 <memcpy>
 800f5ac:	4629      	mov	r1, r5
 800f5ae:	4638      	mov	r0, r7
 800f5b0:	f7fd fdd2 	bl	800d158 <_free_r>
 800f5b4:	e7f1      	b.n	800f59a <_realloc_r+0x40>

0800f5b6 <__ascii_wctomb>:
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	4608      	mov	r0, r1
 800f5ba:	b141      	cbz	r1, 800f5ce <__ascii_wctomb+0x18>
 800f5bc:	2aff      	cmp	r2, #255	@ 0xff
 800f5be:	d904      	bls.n	800f5ca <__ascii_wctomb+0x14>
 800f5c0:	228a      	movs	r2, #138	@ 0x8a
 800f5c2:	601a      	str	r2, [r3, #0]
 800f5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5c8:	4770      	bx	lr
 800f5ca:	700a      	strb	r2, [r1, #0]
 800f5cc:	2001      	movs	r0, #1
 800f5ce:	4770      	bx	lr

0800f5d0 <fiprintf>:
 800f5d0:	b40e      	push	{r1, r2, r3}
 800f5d2:	b503      	push	{r0, r1, lr}
 800f5d4:	4601      	mov	r1, r0
 800f5d6:	ab03      	add	r3, sp, #12
 800f5d8:	4805      	ldr	r0, [pc, #20]	@ (800f5f0 <fiprintf+0x20>)
 800f5da:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5de:	6800      	ldr	r0, [r0, #0]
 800f5e0:	9301      	str	r3, [sp, #4]
 800f5e2:	f000 f83f 	bl	800f664 <_vfiprintf_r>
 800f5e6:	b002      	add	sp, #8
 800f5e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5ec:	b003      	add	sp, #12
 800f5ee:	4770      	bx	lr
 800f5f0:	2000012c 	.word	0x2000012c

0800f5f4 <abort>:
 800f5f4:	b508      	push	{r3, lr}
 800f5f6:	2006      	movs	r0, #6
 800f5f8:	f000 fa08 	bl	800fa0c <raise>
 800f5fc:	2001      	movs	r0, #1
 800f5fe:	f7f2 f9e5 	bl	80019cc <_exit>

0800f602 <_malloc_usable_size_r>:
 800f602:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f606:	1f18      	subs	r0, r3, #4
 800f608:	2b00      	cmp	r3, #0
 800f60a:	bfbc      	itt	lt
 800f60c:	580b      	ldrlt	r3, [r1, r0]
 800f60e:	18c0      	addlt	r0, r0, r3
 800f610:	4770      	bx	lr

0800f612 <__sfputc_r>:
 800f612:	6893      	ldr	r3, [r2, #8]
 800f614:	3b01      	subs	r3, #1
 800f616:	2b00      	cmp	r3, #0
 800f618:	b410      	push	{r4}
 800f61a:	6093      	str	r3, [r2, #8]
 800f61c:	da08      	bge.n	800f630 <__sfputc_r+0x1e>
 800f61e:	6994      	ldr	r4, [r2, #24]
 800f620:	42a3      	cmp	r3, r4
 800f622:	db01      	blt.n	800f628 <__sfputc_r+0x16>
 800f624:	290a      	cmp	r1, #10
 800f626:	d103      	bne.n	800f630 <__sfputc_r+0x1e>
 800f628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f62c:	f000 b932 	b.w	800f894 <__swbuf_r>
 800f630:	6813      	ldr	r3, [r2, #0]
 800f632:	1c58      	adds	r0, r3, #1
 800f634:	6010      	str	r0, [r2, #0]
 800f636:	7019      	strb	r1, [r3, #0]
 800f638:	4608      	mov	r0, r1
 800f63a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f63e:	4770      	bx	lr

0800f640 <__sfputs_r>:
 800f640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f642:	4606      	mov	r6, r0
 800f644:	460f      	mov	r7, r1
 800f646:	4614      	mov	r4, r2
 800f648:	18d5      	adds	r5, r2, r3
 800f64a:	42ac      	cmp	r4, r5
 800f64c:	d101      	bne.n	800f652 <__sfputs_r+0x12>
 800f64e:	2000      	movs	r0, #0
 800f650:	e007      	b.n	800f662 <__sfputs_r+0x22>
 800f652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f656:	463a      	mov	r2, r7
 800f658:	4630      	mov	r0, r6
 800f65a:	f7ff ffda 	bl	800f612 <__sfputc_r>
 800f65e:	1c43      	adds	r3, r0, #1
 800f660:	d1f3      	bne.n	800f64a <__sfputs_r+0xa>
 800f662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f664 <_vfiprintf_r>:
 800f664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f668:	460d      	mov	r5, r1
 800f66a:	b09d      	sub	sp, #116	@ 0x74
 800f66c:	4614      	mov	r4, r2
 800f66e:	4698      	mov	r8, r3
 800f670:	4606      	mov	r6, r0
 800f672:	b118      	cbz	r0, 800f67c <_vfiprintf_r+0x18>
 800f674:	6a03      	ldr	r3, [r0, #32]
 800f676:	b90b      	cbnz	r3, 800f67c <_vfiprintf_r+0x18>
 800f678:	f7fc fdf2 	bl	800c260 <__sinit>
 800f67c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f67e:	07d9      	lsls	r1, r3, #31
 800f680:	d405      	bmi.n	800f68e <_vfiprintf_r+0x2a>
 800f682:	89ab      	ldrh	r3, [r5, #12]
 800f684:	059a      	lsls	r2, r3, #22
 800f686:	d402      	bmi.n	800f68e <_vfiprintf_r+0x2a>
 800f688:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f68a:	f7fc ff02 	bl	800c492 <__retarget_lock_acquire_recursive>
 800f68e:	89ab      	ldrh	r3, [r5, #12]
 800f690:	071b      	lsls	r3, r3, #28
 800f692:	d501      	bpl.n	800f698 <_vfiprintf_r+0x34>
 800f694:	692b      	ldr	r3, [r5, #16]
 800f696:	b99b      	cbnz	r3, 800f6c0 <_vfiprintf_r+0x5c>
 800f698:	4629      	mov	r1, r5
 800f69a:	4630      	mov	r0, r6
 800f69c:	f000 f938 	bl	800f910 <__swsetup_r>
 800f6a0:	b170      	cbz	r0, 800f6c0 <_vfiprintf_r+0x5c>
 800f6a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6a4:	07dc      	lsls	r4, r3, #31
 800f6a6:	d504      	bpl.n	800f6b2 <_vfiprintf_r+0x4e>
 800f6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f6ac:	b01d      	add	sp, #116	@ 0x74
 800f6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b2:	89ab      	ldrh	r3, [r5, #12]
 800f6b4:	0598      	lsls	r0, r3, #22
 800f6b6:	d4f7      	bmi.n	800f6a8 <_vfiprintf_r+0x44>
 800f6b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6ba:	f7fc feeb 	bl	800c494 <__retarget_lock_release_recursive>
 800f6be:	e7f3      	b.n	800f6a8 <_vfiprintf_r+0x44>
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6c4:	2320      	movs	r3, #32
 800f6c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f6ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6ce:	2330      	movs	r3, #48	@ 0x30
 800f6d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f880 <_vfiprintf_r+0x21c>
 800f6d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f6d8:	f04f 0901 	mov.w	r9, #1
 800f6dc:	4623      	mov	r3, r4
 800f6de:	469a      	mov	sl, r3
 800f6e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6e4:	b10a      	cbz	r2, 800f6ea <_vfiprintf_r+0x86>
 800f6e6:	2a25      	cmp	r2, #37	@ 0x25
 800f6e8:	d1f9      	bne.n	800f6de <_vfiprintf_r+0x7a>
 800f6ea:	ebba 0b04 	subs.w	fp, sl, r4
 800f6ee:	d00b      	beq.n	800f708 <_vfiprintf_r+0xa4>
 800f6f0:	465b      	mov	r3, fp
 800f6f2:	4622      	mov	r2, r4
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	4630      	mov	r0, r6
 800f6f8:	f7ff ffa2 	bl	800f640 <__sfputs_r>
 800f6fc:	3001      	adds	r0, #1
 800f6fe:	f000 80a7 	beq.w	800f850 <_vfiprintf_r+0x1ec>
 800f702:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f704:	445a      	add	r2, fp
 800f706:	9209      	str	r2, [sp, #36]	@ 0x24
 800f708:	f89a 3000 	ldrb.w	r3, [sl]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f000 809f 	beq.w	800f850 <_vfiprintf_r+0x1ec>
 800f712:	2300      	movs	r3, #0
 800f714:	f04f 32ff 	mov.w	r2, #4294967295
 800f718:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f71c:	f10a 0a01 	add.w	sl, sl, #1
 800f720:	9304      	str	r3, [sp, #16]
 800f722:	9307      	str	r3, [sp, #28]
 800f724:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f728:	931a      	str	r3, [sp, #104]	@ 0x68
 800f72a:	4654      	mov	r4, sl
 800f72c:	2205      	movs	r2, #5
 800f72e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f732:	4853      	ldr	r0, [pc, #332]	@ (800f880 <_vfiprintf_r+0x21c>)
 800f734:	f7f0 fd54 	bl	80001e0 <memchr>
 800f738:	9a04      	ldr	r2, [sp, #16]
 800f73a:	b9d8      	cbnz	r0, 800f774 <_vfiprintf_r+0x110>
 800f73c:	06d1      	lsls	r1, r2, #27
 800f73e:	bf44      	itt	mi
 800f740:	2320      	movmi	r3, #32
 800f742:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f746:	0713      	lsls	r3, r2, #28
 800f748:	bf44      	itt	mi
 800f74a:	232b      	movmi	r3, #43	@ 0x2b
 800f74c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f750:	f89a 3000 	ldrb.w	r3, [sl]
 800f754:	2b2a      	cmp	r3, #42	@ 0x2a
 800f756:	d015      	beq.n	800f784 <_vfiprintf_r+0x120>
 800f758:	9a07      	ldr	r2, [sp, #28]
 800f75a:	4654      	mov	r4, sl
 800f75c:	2000      	movs	r0, #0
 800f75e:	f04f 0c0a 	mov.w	ip, #10
 800f762:	4621      	mov	r1, r4
 800f764:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f768:	3b30      	subs	r3, #48	@ 0x30
 800f76a:	2b09      	cmp	r3, #9
 800f76c:	d94b      	bls.n	800f806 <_vfiprintf_r+0x1a2>
 800f76e:	b1b0      	cbz	r0, 800f79e <_vfiprintf_r+0x13a>
 800f770:	9207      	str	r2, [sp, #28]
 800f772:	e014      	b.n	800f79e <_vfiprintf_r+0x13a>
 800f774:	eba0 0308 	sub.w	r3, r0, r8
 800f778:	fa09 f303 	lsl.w	r3, r9, r3
 800f77c:	4313      	orrs	r3, r2
 800f77e:	9304      	str	r3, [sp, #16]
 800f780:	46a2      	mov	sl, r4
 800f782:	e7d2      	b.n	800f72a <_vfiprintf_r+0xc6>
 800f784:	9b03      	ldr	r3, [sp, #12]
 800f786:	1d19      	adds	r1, r3, #4
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	9103      	str	r1, [sp, #12]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	bfbb      	ittet	lt
 800f790:	425b      	neglt	r3, r3
 800f792:	f042 0202 	orrlt.w	r2, r2, #2
 800f796:	9307      	strge	r3, [sp, #28]
 800f798:	9307      	strlt	r3, [sp, #28]
 800f79a:	bfb8      	it	lt
 800f79c:	9204      	strlt	r2, [sp, #16]
 800f79e:	7823      	ldrb	r3, [r4, #0]
 800f7a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f7a2:	d10a      	bne.n	800f7ba <_vfiprintf_r+0x156>
 800f7a4:	7863      	ldrb	r3, [r4, #1]
 800f7a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7a8:	d132      	bne.n	800f810 <_vfiprintf_r+0x1ac>
 800f7aa:	9b03      	ldr	r3, [sp, #12]
 800f7ac:	1d1a      	adds	r2, r3, #4
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	9203      	str	r2, [sp, #12]
 800f7b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f7b6:	3402      	adds	r4, #2
 800f7b8:	9305      	str	r3, [sp, #20]
 800f7ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f890 <_vfiprintf_r+0x22c>
 800f7be:	7821      	ldrb	r1, [r4, #0]
 800f7c0:	2203      	movs	r2, #3
 800f7c2:	4650      	mov	r0, sl
 800f7c4:	f7f0 fd0c 	bl	80001e0 <memchr>
 800f7c8:	b138      	cbz	r0, 800f7da <_vfiprintf_r+0x176>
 800f7ca:	9b04      	ldr	r3, [sp, #16]
 800f7cc:	eba0 000a 	sub.w	r0, r0, sl
 800f7d0:	2240      	movs	r2, #64	@ 0x40
 800f7d2:	4082      	lsls	r2, r0
 800f7d4:	4313      	orrs	r3, r2
 800f7d6:	3401      	adds	r4, #1
 800f7d8:	9304      	str	r3, [sp, #16]
 800f7da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7de:	4829      	ldr	r0, [pc, #164]	@ (800f884 <_vfiprintf_r+0x220>)
 800f7e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f7e4:	2206      	movs	r2, #6
 800f7e6:	f7f0 fcfb 	bl	80001e0 <memchr>
 800f7ea:	2800      	cmp	r0, #0
 800f7ec:	d03f      	beq.n	800f86e <_vfiprintf_r+0x20a>
 800f7ee:	4b26      	ldr	r3, [pc, #152]	@ (800f888 <_vfiprintf_r+0x224>)
 800f7f0:	bb1b      	cbnz	r3, 800f83a <_vfiprintf_r+0x1d6>
 800f7f2:	9b03      	ldr	r3, [sp, #12]
 800f7f4:	3307      	adds	r3, #7
 800f7f6:	f023 0307 	bic.w	r3, r3, #7
 800f7fa:	3308      	adds	r3, #8
 800f7fc:	9303      	str	r3, [sp, #12]
 800f7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f800:	443b      	add	r3, r7
 800f802:	9309      	str	r3, [sp, #36]	@ 0x24
 800f804:	e76a      	b.n	800f6dc <_vfiprintf_r+0x78>
 800f806:	fb0c 3202 	mla	r2, ip, r2, r3
 800f80a:	460c      	mov	r4, r1
 800f80c:	2001      	movs	r0, #1
 800f80e:	e7a8      	b.n	800f762 <_vfiprintf_r+0xfe>
 800f810:	2300      	movs	r3, #0
 800f812:	3401      	adds	r4, #1
 800f814:	9305      	str	r3, [sp, #20]
 800f816:	4619      	mov	r1, r3
 800f818:	f04f 0c0a 	mov.w	ip, #10
 800f81c:	4620      	mov	r0, r4
 800f81e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f822:	3a30      	subs	r2, #48	@ 0x30
 800f824:	2a09      	cmp	r2, #9
 800f826:	d903      	bls.n	800f830 <_vfiprintf_r+0x1cc>
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d0c6      	beq.n	800f7ba <_vfiprintf_r+0x156>
 800f82c:	9105      	str	r1, [sp, #20]
 800f82e:	e7c4      	b.n	800f7ba <_vfiprintf_r+0x156>
 800f830:	fb0c 2101 	mla	r1, ip, r1, r2
 800f834:	4604      	mov	r4, r0
 800f836:	2301      	movs	r3, #1
 800f838:	e7f0      	b.n	800f81c <_vfiprintf_r+0x1b8>
 800f83a:	ab03      	add	r3, sp, #12
 800f83c:	9300      	str	r3, [sp, #0]
 800f83e:	462a      	mov	r2, r5
 800f840:	4b12      	ldr	r3, [pc, #72]	@ (800f88c <_vfiprintf_r+0x228>)
 800f842:	a904      	add	r1, sp, #16
 800f844:	4630      	mov	r0, r6
 800f846:	f7fb febb 	bl	800b5c0 <_printf_float>
 800f84a:	4607      	mov	r7, r0
 800f84c:	1c78      	adds	r0, r7, #1
 800f84e:	d1d6      	bne.n	800f7fe <_vfiprintf_r+0x19a>
 800f850:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f852:	07d9      	lsls	r1, r3, #31
 800f854:	d405      	bmi.n	800f862 <_vfiprintf_r+0x1fe>
 800f856:	89ab      	ldrh	r3, [r5, #12]
 800f858:	059a      	lsls	r2, r3, #22
 800f85a:	d402      	bmi.n	800f862 <_vfiprintf_r+0x1fe>
 800f85c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f85e:	f7fc fe19 	bl	800c494 <__retarget_lock_release_recursive>
 800f862:	89ab      	ldrh	r3, [r5, #12]
 800f864:	065b      	lsls	r3, r3, #25
 800f866:	f53f af1f 	bmi.w	800f6a8 <_vfiprintf_r+0x44>
 800f86a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f86c:	e71e      	b.n	800f6ac <_vfiprintf_r+0x48>
 800f86e:	ab03      	add	r3, sp, #12
 800f870:	9300      	str	r3, [sp, #0]
 800f872:	462a      	mov	r2, r5
 800f874:	4b05      	ldr	r3, [pc, #20]	@ (800f88c <_vfiprintf_r+0x228>)
 800f876:	a904      	add	r1, sp, #16
 800f878:	4630      	mov	r0, r6
 800f87a:	f7fc f939 	bl	800baf0 <_printf_i>
 800f87e:	e7e4      	b.n	800f84a <_vfiprintf_r+0x1e6>
 800f880:	0800fcf1 	.word	0x0800fcf1
 800f884:	0800fcfb 	.word	0x0800fcfb
 800f888:	0800b5c1 	.word	0x0800b5c1
 800f88c:	0800f641 	.word	0x0800f641
 800f890:	0800fcf7 	.word	0x0800fcf7

0800f894 <__swbuf_r>:
 800f894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f896:	460e      	mov	r6, r1
 800f898:	4614      	mov	r4, r2
 800f89a:	4605      	mov	r5, r0
 800f89c:	b118      	cbz	r0, 800f8a6 <__swbuf_r+0x12>
 800f89e:	6a03      	ldr	r3, [r0, #32]
 800f8a0:	b90b      	cbnz	r3, 800f8a6 <__swbuf_r+0x12>
 800f8a2:	f7fc fcdd 	bl	800c260 <__sinit>
 800f8a6:	69a3      	ldr	r3, [r4, #24]
 800f8a8:	60a3      	str	r3, [r4, #8]
 800f8aa:	89a3      	ldrh	r3, [r4, #12]
 800f8ac:	071a      	lsls	r2, r3, #28
 800f8ae:	d501      	bpl.n	800f8b4 <__swbuf_r+0x20>
 800f8b0:	6923      	ldr	r3, [r4, #16]
 800f8b2:	b943      	cbnz	r3, 800f8c6 <__swbuf_r+0x32>
 800f8b4:	4621      	mov	r1, r4
 800f8b6:	4628      	mov	r0, r5
 800f8b8:	f000 f82a 	bl	800f910 <__swsetup_r>
 800f8bc:	b118      	cbz	r0, 800f8c6 <__swbuf_r+0x32>
 800f8be:	f04f 37ff 	mov.w	r7, #4294967295
 800f8c2:	4638      	mov	r0, r7
 800f8c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8c6:	6823      	ldr	r3, [r4, #0]
 800f8c8:	6922      	ldr	r2, [r4, #16]
 800f8ca:	1a98      	subs	r0, r3, r2
 800f8cc:	6963      	ldr	r3, [r4, #20]
 800f8ce:	b2f6      	uxtb	r6, r6
 800f8d0:	4283      	cmp	r3, r0
 800f8d2:	4637      	mov	r7, r6
 800f8d4:	dc05      	bgt.n	800f8e2 <__swbuf_r+0x4e>
 800f8d6:	4621      	mov	r1, r4
 800f8d8:	4628      	mov	r0, r5
 800f8da:	f7ff fa47 	bl	800ed6c <_fflush_r>
 800f8de:	2800      	cmp	r0, #0
 800f8e0:	d1ed      	bne.n	800f8be <__swbuf_r+0x2a>
 800f8e2:	68a3      	ldr	r3, [r4, #8]
 800f8e4:	3b01      	subs	r3, #1
 800f8e6:	60a3      	str	r3, [r4, #8]
 800f8e8:	6823      	ldr	r3, [r4, #0]
 800f8ea:	1c5a      	adds	r2, r3, #1
 800f8ec:	6022      	str	r2, [r4, #0]
 800f8ee:	701e      	strb	r6, [r3, #0]
 800f8f0:	6962      	ldr	r2, [r4, #20]
 800f8f2:	1c43      	adds	r3, r0, #1
 800f8f4:	429a      	cmp	r2, r3
 800f8f6:	d004      	beq.n	800f902 <__swbuf_r+0x6e>
 800f8f8:	89a3      	ldrh	r3, [r4, #12]
 800f8fa:	07db      	lsls	r3, r3, #31
 800f8fc:	d5e1      	bpl.n	800f8c2 <__swbuf_r+0x2e>
 800f8fe:	2e0a      	cmp	r6, #10
 800f900:	d1df      	bne.n	800f8c2 <__swbuf_r+0x2e>
 800f902:	4621      	mov	r1, r4
 800f904:	4628      	mov	r0, r5
 800f906:	f7ff fa31 	bl	800ed6c <_fflush_r>
 800f90a:	2800      	cmp	r0, #0
 800f90c:	d0d9      	beq.n	800f8c2 <__swbuf_r+0x2e>
 800f90e:	e7d6      	b.n	800f8be <__swbuf_r+0x2a>

0800f910 <__swsetup_r>:
 800f910:	b538      	push	{r3, r4, r5, lr}
 800f912:	4b29      	ldr	r3, [pc, #164]	@ (800f9b8 <__swsetup_r+0xa8>)
 800f914:	4605      	mov	r5, r0
 800f916:	6818      	ldr	r0, [r3, #0]
 800f918:	460c      	mov	r4, r1
 800f91a:	b118      	cbz	r0, 800f924 <__swsetup_r+0x14>
 800f91c:	6a03      	ldr	r3, [r0, #32]
 800f91e:	b90b      	cbnz	r3, 800f924 <__swsetup_r+0x14>
 800f920:	f7fc fc9e 	bl	800c260 <__sinit>
 800f924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f928:	0719      	lsls	r1, r3, #28
 800f92a:	d422      	bmi.n	800f972 <__swsetup_r+0x62>
 800f92c:	06da      	lsls	r2, r3, #27
 800f92e:	d407      	bmi.n	800f940 <__swsetup_r+0x30>
 800f930:	2209      	movs	r2, #9
 800f932:	602a      	str	r2, [r5, #0]
 800f934:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f938:	81a3      	strh	r3, [r4, #12]
 800f93a:	f04f 30ff 	mov.w	r0, #4294967295
 800f93e:	e033      	b.n	800f9a8 <__swsetup_r+0x98>
 800f940:	0758      	lsls	r0, r3, #29
 800f942:	d512      	bpl.n	800f96a <__swsetup_r+0x5a>
 800f944:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f946:	b141      	cbz	r1, 800f95a <__swsetup_r+0x4a>
 800f948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f94c:	4299      	cmp	r1, r3
 800f94e:	d002      	beq.n	800f956 <__swsetup_r+0x46>
 800f950:	4628      	mov	r0, r5
 800f952:	f7fd fc01 	bl	800d158 <_free_r>
 800f956:	2300      	movs	r3, #0
 800f958:	6363      	str	r3, [r4, #52]	@ 0x34
 800f95a:	89a3      	ldrh	r3, [r4, #12]
 800f95c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f960:	81a3      	strh	r3, [r4, #12]
 800f962:	2300      	movs	r3, #0
 800f964:	6063      	str	r3, [r4, #4]
 800f966:	6923      	ldr	r3, [r4, #16]
 800f968:	6023      	str	r3, [r4, #0]
 800f96a:	89a3      	ldrh	r3, [r4, #12]
 800f96c:	f043 0308 	orr.w	r3, r3, #8
 800f970:	81a3      	strh	r3, [r4, #12]
 800f972:	6923      	ldr	r3, [r4, #16]
 800f974:	b94b      	cbnz	r3, 800f98a <__swsetup_r+0x7a>
 800f976:	89a3      	ldrh	r3, [r4, #12]
 800f978:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f97c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f980:	d003      	beq.n	800f98a <__swsetup_r+0x7a>
 800f982:	4621      	mov	r1, r4
 800f984:	4628      	mov	r0, r5
 800f986:	f000 f883 	bl	800fa90 <__smakebuf_r>
 800f98a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f98e:	f013 0201 	ands.w	r2, r3, #1
 800f992:	d00a      	beq.n	800f9aa <__swsetup_r+0x9a>
 800f994:	2200      	movs	r2, #0
 800f996:	60a2      	str	r2, [r4, #8]
 800f998:	6962      	ldr	r2, [r4, #20]
 800f99a:	4252      	negs	r2, r2
 800f99c:	61a2      	str	r2, [r4, #24]
 800f99e:	6922      	ldr	r2, [r4, #16]
 800f9a0:	b942      	cbnz	r2, 800f9b4 <__swsetup_r+0xa4>
 800f9a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f9a6:	d1c5      	bne.n	800f934 <__swsetup_r+0x24>
 800f9a8:	bd38      	pop	{r3, r4, r5, pc}
 800f9aa:	0799      	lsls	r1, r3, #30
 800f9ac:	bf58      	it	pl
 800f9ae:	6962      	ldrpl	r2, [r4, #20]
 800f9b0:	60a2      	str	r2, [r4, #8]
 800f9b2:	e7f4      	b.n	800f99e <__swsetup_r+0x8e>
 800f9b4:	2000      	movs	r0, #0
 800f9b6:	e7f7      	b.n	800f9a8 <__swsetup_r+0x98>
 800f9b8:	2000012c 	.word	0x2000012c

0800f9bc <_raise_r>:
 800f9bc:	291f      	cmp	r1, #31
 800f9be:	b538      	push	{r3, r4, r5, lr}
 800f9c0:	4605      	mov	r5, r0
 800f9c2:	460c      	mov	r4, r1
 800f9c4:	d904      	bls.n	800f9d0 <_raise_r+0x14>
 800f9c6:	2316      	movs	r3, #22
 800f9c8:	6003      	str	r3, [r0, #0]
 800f9ca:	f04f 30ff 	mov.w	r0, #4294967295
 800f9ce:	bd38      	pop	{r3, r4, r5, pc}
 800f9d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f9d2:	b112      	cbz	r2, 800f9da <_raise_r+0x1e>
 800f9d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f9d8:	b94b      	cbnz	r3, 800f9ee <_raise_r+0x32>
 800f9da:	4628      	mov	r0, r5
 800f9dc:	f000 f830 	bl	800fa40 <_getpid_r>
 800f9e0:	4622      	mov	r2, r4
 800f9e2:	4601      	mov	r1, r0
 800f9e4:	4628      	mov	r0, r5
 800f9e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f9ea:	f000 b817 	b.w	800fa1c <_kill_r>
 800f9ee:	2b01      	cmp	r3, #1
 800f9f0:	d00a      	beq.n	800fa08 <_raise_r+0x4c>
 800f9f2:	1c59      	adds	r1, r3, #1
 800f9f4:	d103      	bne.n	800f9fe <_raise_r+0x42>
 800f9f6:	2316      	movs	r3, #22
 800f9f8:	6003      	str	r3, [r0, #0]
 800f9fa:	2001      	movs	r0, #1
 800f9fc:	e7e7      	b.n	800f9ce <_raise_r+0x12>
 800f9fe:	2100      	movs	r1, #0
 800fa00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fa04:	4620      	mov	r0, r4
 800fa06:	4798      	blx	r3
 800fa08:	2000      	movs	r0, #0
 800fa0a:	e7e0      	b.n	800f9ce <_raise_r+0x12>

0800fa0c <raise>:
 800fa0c:	4b02      	ldr	r3, [pc, #8]	@ (800fa18 <raise+0xc>)
 800fa0e:	4601      	mov	r1, r0
 800fa10:	6818      	ldr	r0, [r3, #0]
 800fa12:	f7ff bfd3 	b.w	800f9bc <_raise_r>
 800fa16:	bf00      	nop
 800fa18:	2000012c 	.word	0x2000012c

0800fa1c <_kill_r>:
 800fa1c:	b538      	push	{r3, r4, r5, lr}
 800fa1e:	4d07      	ldr	r5, [pc, #28]	@ (800fa3c <_kill_r+0x20>)
 800fa20:	2300      	movs	r3, #0
 800fa22:	4604      	mov	r4, r0
 800fa24:	4608      	mov	r0, r1
 800fa26:	4611      	mov	r1, r2
 800fa28:	602b      	str	r3, [r5, #0]
 800fa2a:	f7f1 ffbf 	bl	80019ac <_kill>
 800fa2e:	1c43      	adds	r3, r0, #1
 800fa30:	d102      	bne.n	800fa38 <_kill_r+0x1c>
 800fa32:	682b      	ldr	r3, [r5, #0]
 800fa34:	b103      	cbz	r3, 800fa38 <_kill_r+0x1c>
 800fa36:	6023      	str	r3, [r4, #0]
 800fa38:	bd38      	pop	{r3, r4, r5, pc}
 800fa3a:	bf00      	nop
 800fa3c:	20000f50 	.word	0x20000f50

0800fa40 <_getpid_r>:
 800fa40:	f7f1 bfac 	b.w	800199c <_getpid>

0800fa44 <__swhatbuf_r>:
 800fa44:	b570      	push	{r4, r5, r6, lr}
 800fa46:	460c      	mov	r4, r1
 800fa48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa4c:	2900      	cmp	r1, #0
 800fa4e:	b096      	sub	sp, #88	@ 0x58
 800fa50:	4615      	mov	r5, r2
 800fa52:	461e      	mov	r6, r3
 800fa54:	da0d      	bge.n	800fa72 <__swhatbuf_r+0x2e>
 800fa56:	89a3      	ldrh	r3, [r4, #12]
 800fa58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fa5c:	f04f 0100 	mov.w	r1, #0
 800fa60:	bf14      	ite	ne
 800fa62:	2340      	movne	r3, #64	@ 0x40
 800fa64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fa68:	2000      	movs	r0, #0
 800fa6a:	6031      	str	r1, [r6, #0]
 800fa6c:	602b      	str	r3, [r5, #0]
 800fa6e:	b016      	add	sp, #88	@ 0x58
 800fa70:	bd70      	pop	{r4, r5, r6, pc}
 800fa72:	466a      	mov	r2, sp
 800fa74:	f000 f848 	bl	800fb08 <_fstat_r>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	dbec      	blt.n	800fa56 <__swhatbuf_r+0x12>
 800fa7c:	9901      	ldr	r1, [sp, #4]
 800fa7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fa82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fa86:	4259      	negs	r1, r3
 800fa88:	4159      	adcs	r1, r3
 800fa8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa8e:	e7eb      	b.n	800fa68 <__swhatbuf_r+0x24>

0800fa90 <__smakebuf_r>:
 800fa90:	898b      	ldrh	r3, [r1, #12]
 800fa92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa94:	079d      	lsls	r5, r3, #30
 800fa96:	4606      	mov	r6, r0
 800fa98:	460c      	mov	r4, r1
 800fa9a:	d507      	bpl.n	800faac <__smakebuf_r+0x1c>
 800fa9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800faa0:	6023      	str	r3, [r4, #0]
 800faa2:	6123      	str	r3, [r4, #16]
 800faa4:	2301      	movs	r3, #1
 800faa6:	6163      	str	r3, [r4, #20]
 800faa8:	b003      	add	sp, #12
 800faaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800faac:	ab01      	add	r3, sp, #4
 800faae:	466a      	mov	r2, sp
 800fab0:	f7ff ffc8 	bl	800fa44 <__swhatbuf_r>
 800fab4:	9f00      	ldr	r7, [sp, #0]
 800fab6:	4605      	mov	r5, r0
 800fab8:	4639      	mov	r1, r7
 800faba:	4630      	mov	r0, r6
 800fabc:	f7fd fbc0 	bl	800d240 <_malloc_r>
 800fac0:	b948      	cbnz	r0, 800fad6 <__smakebuf_r+0x46>
 800fac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fac6:	059a      	lsls	r2, r3, #22
 800fac8:	d4ee      	bmi.n	800faa8 <__smakebuf_r+0x18>
 800faca:	f023 0303 	bic.w	r3, r3, #3
 800face:	f043 0302 	orr.w	r3, r3, #2
 800fad2:	81a3      	strh	r3, [r4, #12]
 800fad4:	e7e2      	b.n	800fa9c <__smakebuf_r+0xc>
 800fad6:	89a3      	ldrh	r3, [r4, #12]
 800fad8:	6020      	str	r0, [r4, #0]
 800fada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fade:	81a3      	strh	r3, [r4, #12]
 800fae0:	9b01      	ldr	r3, [sp, #4]
 800fae2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fae6:	b15b      	cbz	r3, 800fb00 <__smakebuf_r+0x70>
 800fae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800faec:	4630      	mov	r0, r6
 800faee:	f000 f81d 	bl	800fb2c <_isatty_r>
 800faf2:	b128      	cbz	r0, 800fb00 <__smakebuf_r+0x70>
 800faf4:	89a3      	ldrh	r3, [r4, #12]
 800faf6:	f023 0303 	bic.w	r3, r3, #3
 800fafa:	f043 0301 	orr.w	r3, r3, #1
 800fafe:	81a3      	strh	r3, [r4, #12]
 800fb00:	89a3      	ldrh	r3, [r4, #12]
 800fb02:	431d      	orrs	r5, r3
 800fb04:	81a5      	strh	r5, [r4, #12]
 800fb06:	e7cf      	b.n	800faa8 <__smakebuf_r+0x18>

0800fb08 <_fstat_r>:
 800fb08:	b538      	push	{r3, r4, r5, lr}
 800fb0a:	4d07      	ldr	r5, [pc, #28]	@ (800fb28 <_fstat_r+0x20>)
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4604      	mov	r4, r0
 800fb10:	4608      	mov	r0, r1
 800fb12:	4611      	mov	r1, r2
 800fb14:	602b      	str	r3, [r5, #0]
 800fb16:	f7f1 ffa9 	bl	8001a6c <_fstat>
 800fb1a:	1c43      	adds	r3, r0, #1
 800fb1c:	d102      	bne.n	800fb24 <_fstat_r+0x1c>
 800fb1e:	682b      	ldr	r3, [r5, #0]
 800fb20:	b103      	cbz	r3, 800fb24 <_fstat_r+0x1c>
 800fb22:	6023      	str	r3, [r4, #0]
 800fb24:	bd38      	pop	{r3, r4, r5, pc}
 800fb26:	bf00      	nop
 800fb28:	20000f50 	.word	0x20000f50

0800fb2c <_isatty_r>:
 800fb2c:	b538      	push	{r3, r4, r5, lr}
 800fb2e:	4d06      	ldr	r5, [pc, #24]	@ (800fb48 <_isatty_r+0x1c>)
 800fb30:	2300      	movs	r3, #0
 800fb32:	4604      	mov	r4, r0
 800fb34:	4608      	mov	r0, r1
 800fb36:	602b      	str	r3, [r5, #0]
 800fb38:	f7f1 ffa8 	bl	8001a8c <_isatty>
 800fb3c:	1c43      	adds	r3, r0, #1
 800fb3e:	d102      	bne.n	800fb46 <_isatty_r+0x1a>
 800fb40:	682b      	ldr	r3, [r5, #0]
 800fb42:	b103      	cbz	r3, 800fb46 <_isatty_r+0x1a>
 800fb44:	6023      	str	r3, [r4, #0]
 800fb46:	bd38      	pop	{r3, r4, r5, pc}
 800fb48:	20000f50 	.word	0x20000f50

0800fb4c <_init>:
 800fb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb4e:	bf00      	nop
 800fb50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb52:	bc08      	pop	{r3}
 800fb54:	469e      	mov	lr, r3
 800fb56:	4770      	bx	lr

0800fb58 <_fini>:
 800fb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb5a:	bf00      	nop
 800fb5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb5e:	bc08      	pop	{r3}
 800fb60:	469e      	mov	lr, r3
 800fb62:	4770      	bx	lr
