\doxysection{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank2___type_def}{}\label{struct_f_s_m_c___bank2___type_def}\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}\label{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries PCR2}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}\label{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries SR2}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}\label{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries PMEM2}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}\label{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries PATT2}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}\label{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52} 
uint32\+\_\+t {\bfseries RESERVED0}
\item 
\Hypertarget{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}\label{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83} 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries ECCR2}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+CMSIS/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
