// Seed: 2149977067
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6,
    output tri id_7,
    output supply1 id_8,
    output uwire id_9
);
  tri1 id_11 = id_1;
  assign id_8 = 1 !=? id_1 / id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_13 = 32'd90
) (
    input supply0 id_0,
    output wor id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output tri1 id_5
    , id_11,
    input supply1 id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9
);
  defparam id_12.id_13 = id_11; module_0(
      id_0, id_0, id_6, id_4, id_0, id_4, id_7, id_9, id_3, id_8
  );
endmodule
