{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550792445781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550792445801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 21 23:40:45 2019 " "Processing started: Thu Feb 21 23:40:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550792445801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550792445801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4_Bit_Counter -c 4_Bit_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4_Bit_Counter -c 4_Bit_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550792445812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550792447987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Behavioral " "Found design unit 1: Clock_Divider-Behavioral" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/Clock_Divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550792450995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/Clock_Divider.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550792450995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550792450995 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"4\";  expecting an identifier 4_Bit_Counter.vhd(5) " "VHDL syntax error at 4_Bit_Counter.vhd(5) near text \"4\";  expecting an identifier" {  } { { "4_Bit_Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/4_Bit_Counter.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1550792451021 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_bit_counter 4_Bit_Counter.vhd(5) " "VHDL syntax error at 4_Bit_Counter.vhd(5): _bit_counter is an illegal identifier in VHDL" {  } { { "4_Bit_Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/4_Bit_Counter.vhd" 5 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1550792451021 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_bit_counter 4_Bit_Counter.vhd(9) " "VHDL syntax error at 4_Bit_Counter.vhd(9): _bit_counter is an illegal identifier in VHDL" {  } { { "4_Bit_Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/4_Bit_Counter.vhd" 9 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1550792451022 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"4\";  expecting an identifier 4_Bit_Counter.vhd(11) " "VHDL syntax error at 4_Bit_Counter.vhd(11) near text \"4\";  expecting an identifier" {  } { { "4_Bit_Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/4_Bit_Counter.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1550792451022 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_bit_counter 4_Bit_Counter.vhd(11) " "VHDL syntax error at 4_Bit_Counter.vhd(11): _bit_counter is an illegal identifier in VHDL" {  } { { "4_Bit_Counter.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_3/4_Bit_Counter.vhd" 11 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1550792451022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file 4_bit_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550792451025 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550792451597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 21 23:40:51 2019 " "Processing ended: Thu Feb 21 23:40:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550792451597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550792451597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550792451597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550792451597 ""}
