Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 21:53:00 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     21
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              15
    Cells do not drive (LINT-1)                                    15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_Data_Width8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'C323' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling_Prescale_Width6', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Deserializer_Data_Width8_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 21:56:31 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              15
    Cells do not drive (LINT-1)                                    15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_Data_Width8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'C323' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling_Prescale_Width6', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Deserializer_Data_Width8_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 22:35:05 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              15
    Cells do not drive (LINT-1)                                    15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_Data_Width8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'C323' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling_Prescale_Width6', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Deserializer_Data_Width8_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Oct 25 23:32:33 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              15
    Cells do not drive (LINT-1)                                    15
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_Op_Width8_Fun_Width4_Out_Width16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_Data_Width8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'C323' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling_Prescale_Width6', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter_Prescale_Width6', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_WR', port 'R_PTR[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Deserializer_Data_Width8_Prescale_Width6', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
