{
    "DESIGN_IS_CORE": 1,
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v", 
        "dir::../../verilog/rtl/user_project_wrapper.v" ],
    "CLOCK_PERIOD": 50,
    "CLOCK_PORT": "io_in[6]",
    "CLOCK_NET": [
        "clk_w",
        "cfg_reg0.reg_wr_i", 
        "temp0.clk", 
        "temp1.clk", 
        "temp2.clk", 
        "temp3.clk", 
        "dac0.clk_i", 
        "adc0.clk_vcm" ],
    "RSZ_DONT_TOUCH_RX": "analog",
    "PDN_MACRO_CONNECTIONS": [
        "cfg_reg0 vccd1 vssd1 vccd1 vssd1, ",
        "temp0 vccd1 vssd1 vccd1 vssd1, ",
        "temp1 vccd1 vssd1 vccd1 vssd1, ",
        "temp2 vccd1 vssd1 vccd1 vssd1, ",
        "temp3 vccd1 vssd1 vccd1 vssd1, ",
        "dac0 vccd1 vssd1 vccd1 vssd1, ",
        "adc0 vccd2 vssd2 VDD VSS, ",
        "const_gen0 vccd1 vssd1 vccd1 vssd1" ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "EXTRA_VERILOG_MODELS": [
        "dir::../../verilog/rtl/defines.v", 
        "dir::../../verilog/gl/config_reg_mux.v", 
        "dir::../../verilog/gl/const_gen.v", 
        "dir::../../verilog/gl/audiodac.v", 
        "dir::../../verilog/gl/tempsense.v", 
        "dir::../../macro/adc_top.v" ],
    "EXTRA_LEFS": [
        "dir::../../lef/config_reg_mux.lef", 
        "dir::../../lef/const_gen.lef", 
        "dir::../../lef/audiodac.lef", 
        "dir::../../lef/tempsense.lef", 
        "dir::../../macro/adc_top.lef" ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/config_reg_mux.gds", 
        "dir::../../gds/const_gen.gds", 
        "dir::../../gds/audiodac.gds", 
        "dir::../../gds/tempsense.gds", 
        "dir::../../macro/adc_top.gds" ],
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 1,
    "RUN_REPAIR_DESIGN": 0,
    "RUN_POST_CTS_RESIZER_TIMING": 0,
    "DESIGN_REPAIR_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_ENDCAP_INSERTION": 0,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "RUN_CTS": 0,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "DRT_THREADS": 8,
    "FP_IO_VEXTEND": "expr::(2 * 2.4)",
    "FP_IO_HEXTEND": "expr::(2 * 2.4)",
    "FP_IO_VLENGTH": 2.4,
    "FP_IO_HLENGTH": 2.4,
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "VDD_NETS": ["vccd1 vccd2 vdda1 vdda2"],
    "GND_NETS": ["vssd1 vssd2 vssa1 vssa2"],
    "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
     },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "MAGIC_WRITE_FULL_LEF": 0
   }
}
