set_max_delay 4.0 -rise -fall -rise_from port* -fall_from clk2 -through adder1 -rise_through * -fall_through [get_ports {clk0}] -to clk* -rise_to pin1 -fall_to pin* -ignore_clock_latency -probe -reset_path
