<?xml version="1.0"?>
<!-- Architecture annotation for OpenFPGA framework
     This annotation supports the k6_N10_40nm.xml 
     - General purpose logic block
       - K = 6, N = 10, I = 40
       - Single mode
     - Routing architecture
       - L = 4, fc_in = 0.15, fc_out = 0.1
  -->
<openfpga_architecture>
  <technology_library>
    <device_library>
      <device_model name="logic" type="transistor">
        <lib type="industry" corner="TOP_TT" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="0.9" pn_ratio="2"/>
        <pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
        <nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
      </device_model>
      <device_model name="io" type="transistor">
        <lib type="academia" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="2.5" pn_ratio="3"/>
        <pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
        <nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
      </device_model>
    </device_library>
    <variation_library>
      <variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3"/>
      <variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3"/>
    </variation_library>
  </technology_library>
  <circuit_library>
    <circuit_model type="inv_buf" name="p_invert" prefix="p_invert" 
                  verilog_netlist="/home/misguidedbadge/.volare/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v" is_default="false">
      <design_technology type="cmos" topology="inverter" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
    </circuit_model>
    <circuit_model type="inv_buf" name="p_buf" prefix="p_buf"  
    verilog_netlist="/home/misguidedbadge/.volare/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v" is_default="true">
      <design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="4"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="X" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="gate" name="sky130_fd_sc_hd__or2_1" prefix="sky130_fd_sc_hd__or2_1" verilog_netlist="/home/misguidedbadge/.volare/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v">
      <design_technology type="cmos" topology="OR"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <port type="input" prefix="A" size="1"/>
      <port type="input" prefix="B" size="1"/>
      <port type="output" prefix="X" size="1"/>
    </circuit_model>
    <circuit_model type="gate" name="p_mux" prefix="p_mux" 
    verilog_netlist="/home/misguidedbadge/.volare/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v" is_default="true">
      <design_technology type="cmos" topology="MUX2"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <port type="input" prefix="in0" lib_name="A1" size="1"/>
      <port type="input" prefix="in1" lib_name="A0" size="1"/>
      <port type="input" prefix="sel" lib_name="S" size="1"/>
      <port type="output" prefix="out" lib_name="X" size="1"/>
    </circuit_model>    
    <circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="101" C="22.5e-15" num_level="1"/>
      <!-- model_type could be T, res_val and cap_val DON'T CARE -->
    </circuit_model>
    <circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="0" C="0" num_level="1"/>
      <!-- model_type could be T, res_val cap_val should be defined -->
    </circuit_model>
    <circuit_model type="mux" name="mux_tree" prefix="mux_tree" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <pass_gate_logic circuit_model_name="p_mux"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_tapbuf" prefix="mux_tree_tapbuf" is_default="true" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <pass_gate_logic circuit_model_name="p_mux"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <!--DFF subckt ports should be defined as <D> <Q> <CLK> <RESET> <SET>  -->
    <circuit_model type="ff" name="p_ff" prefix="p_ff" verilog_netlist="/home/misguidedbadge/Desktop/ASIC/OpenFPGA/OpenFPGA/openfpga_flow/prometheus/circuit_wrapper.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <port type="input" prefix="D" lib_name="D" size="1"/>
      <port type="output" prefix="Q" lib_name="Q" size="1"/>
      <port type="input" prefix="reset" lib_name="RESET_B" size="1" is_global="true" default_val="1" is_reset="true"/>
      <port type="clock" prefix="clk" lib_name="CLK" size="1" is_global="true" default_val="0"/>
    </circuit_model>
    <circuit_model type="lut" name="lut4" prefix="lut4" dump_structural_verilog="true">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <lut_input_inverter exist="true" circuit_model_name="p_invert"/>
      <lut_input_buffer exist="true" circuit_model_name="p_buf"/>
      <pass_gate_logic circuit_model_name="p_mux"/>
      <port type="input" prefix="in" size="4"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="16"/>
    </circuit_model>
    <!--Scan-chain DFF subckt ports should be defined as <D> <Q> <Qb> <CLK> <RESET> <SET>  -->
    <circuit_model type="ccff" name="p_ccff" prefix="p_ccff" verilog_netlist="/home/misguidedbadge/.volare/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="p_buf"/>
      <output_buffer exist="true" circuit_model_name="p_buf"/>
      <port type="input" prefix="D" lib_name="D" size="1"/>
      <port type="output" prefix="Q" lib_name="Q" size="1"/>
      <port type="clock" prefix="prog_clk" lib_name="CLK" size="1" is_global="true" default_val="0" is_prog="true"/>
    </circuit_model>

    <circuit_model type="iopad" name="GPIN" prefix="GPIN" is_default="true" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/gpio.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="inout" prefix="PAD" lib_name="A" size="1" is_global="true" is_io="true" is_data_io="true"/>
      <port type="output" prefix="inpad" lib_name="Y" size="1"/>
    </circuit_model>
    <circuit_model type="iopad" name="GPOUT" prefix="GPOUT" is_default="false" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/gpio.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="inout" prefix="PAD" lib_name="Y" size="1" is_global="true" is_io="true" is_data_io="true" />
      <port type="input" prefix="outpad" lib_name="A" size="1" />
    </circuit_model>

  </circuit_library>

  <configuration_protocol>
    <organization type="scan_chain" circuit_model_name="p_ccff"/>
  </configuration_protocol>
  <connection_block>
    <switch name="ipin_cblock" circuit_model_name="mux_tree_tapbuf"/>
  </connection_block>
  <switch_block>
    <switch name="0" circuit_model_name="mux_tree_tapbuf"/>
  </switch_block>
  <routing_segment>
    <segment name="L1" circuit_model_name="chan_segment"/>
  </routing_segment>
  <pb_type_annotations>
    <!-- physical pb_type binding in complex block IO -->


    <pb_type name="io_input" physical_mode_name="physical" idle_mode_name="inpad"/>
    <pb_type name="io_input[physical].iopad" circuit_model_name="GPIN"/>
    <pb_type name="io_input[inpad].inpad" physical_pb_type_name="io_input[physical].iopad"/>

    <pb_type name="io_output" physical_mode_name="physical" idle_mode_name="outpad"/>
    <pb_type name="io_output[physical].iopad" circuit_model_name="GPOUT" />
    <pb_type name="io_output[outpad].outpad" physical_pb_type_name="io_output[physical].iopad"/>


    <!-- End physical pb_type binding in complex block IO -->
    <!-- physical pb_type binding in complex block CLB -->
    <!-- physical mode will be the default mode if not specified -->
    <pb_type name="clb">
      <!-- Binding interconnect to circuit models as their physical implementation, if not defined, we use the default model -->
      <interconnect name="crossbar" circuit_model_name="mux_tree"/>
    </pb_type>
    <pb_type name="clb.fle[n1_lut4].ble4.lut4" circuit_model_name="lut4"/>
    <pb_type name="clb.fle[n1_lut4].ble4.ff" circuit_model_name="p_ff"/>
    <!-- End physical pb_type binding in complex block IO -->
  </pb_type_annotations>
</openfpga_architecture>
