design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/tholin/example_as_sc_hs/openlane/wrapped_tholin_riscv,wrapped_tholin_riscv,25_01_20_21_35,flow completed,0h30m20s0ms,0h26m10s0ms,137278.23691460054,0.3025,61775.20661157025,52.84,-1,1638.76,27707,0,0,0,0,0,0,0,1,1,0,-1,0,383808,109878,-19.98,-1,-1,-1,0.0,-22095.68,-1,-1,-1,0.0,128892247.0,0.0,39.84,38.97,4.4,5.64,-1,16870,19086,141,2282,0,0,0,18543,347,0,487,1425,2167,2193,875,3819,1744,1744,81,7691,4018,6410,11878,18687,48684,284240.1087999999,-1,-1,-1,0.0179,0.0105,0.0,-1,-1,-1,10.92,5.0,200.0,5,1,45,153.18,153.6,0.3,1,16,0.65,1,sky130_as_sc_hs,AREA 1
