Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Feb 12 23:32:00 2024
| Host             : MISTIC-TECH running 64-bit major release  (build 9200)
| Command          : report_power -file W:/PEC_2023/PRJ_CODE/D10_SC_Polar_Decoder/SYNTH/REPORT_DECODER/power_power_1.pwr -name power_1
| Design           : polar_deccoder
| Device           : xc7vx485tffg1157-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 17.830       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 17.313       |
| Device Static (W)        | 0.517        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 60.1         |
| Junction Temperature (C) | 49.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.514 |      574 |       --- |             --- |
|   LUT as Logic |     5.216 |      424 |    303600 |            0.14 |
|   CARRY4       |     0.298 |       38 |     75900 |            0.05 |
|   Others       |     0.000 |       36 |       --- |             --- |
| Signals        |     3.857 |      429 |       --- |             --- |
| I/O            |     7.943 |       72 |       600 |           12.00 |
| Static Power   |     0.517 |          |           |                 |
| Total          |    17.830 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.012 |       9.628 |      0.384 |
| Vccaux    |       1.800 |     0.661 |       0.614 |      0.048 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.657 |       3.656 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.000 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| polar_deccoder |    17.313 |
|   G1_1_1       |     0.822 |
|   G1_1_3       |     0.781 |
|   G1_1_5       |     0.079 |
|   G1_1_7       |     0.013 |
|   G1_2_1       |     0.532 |
|   G1_2_3       |     0.529 |
|   G1_3_1       |     0.707 |
|   G2_2_1       |     1.802 |
|   G2_2_3       |     0.077 |
|   G2_3_1       |     0.515 |
|   G3_3_1       |     0.020 |
|   G4_3_1       |     0.451 |
|   L1_0_2       |     0.007 |
|   L1_0_6       |     0.008 |
|   L1_1_0       |     0.009 |
|   L1_1_4       |     0.007 |
|   L1_2_0       |     0.006 |
|   L1_2_2       |     0.007 |
|   L1_3_0       |     0.308 |
|   L2_2_0       |     0.006 |
|   L2_2_2       |     0.007 |
|   L2_3_0       |     0.954 |
|   L3_3_0       |     1.290 |
|   L4_3_0       |     0.362 |
+----------------+-----------+


