
Servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c8  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002804  08002804  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08002804  08002804  00012804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002808  08002808  00012808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  0800280c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000080  20000028  08002834  00020028  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000a8  08002834  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  9 .debug_info   000068fd  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000012a0  00000000  00000000  0002694e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008e8  00000000  00000000  00027bf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000810  00000000  00000000  000284d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002e4f  00000000  00000000  00028ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000263d  00000000  00000000  0002bb37  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002e174  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002518  00000000  00000000  0002e1f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000028 	.word	0x20000028
 8000158:	00000000 	.word	0x00000000
 800015c:	080027ec 	.word	0x080027ec

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000002c 	.word	0x2000002c
 8000178:	080027ec 	.word	0x080027ec

0800017c <__aeabi_drsub>:
 800017c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__adddf3>
 8000182:	bf00      	nop

08000184 <__aeabi_dsub>:
 8000184:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000188 <__adddf3>:
 8000188:	b530      	push	{r4, r5, lr}
 800018a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000192:	ea94 0f05 	teq	r4, r5
 8000196:	bf08      	it	eq
 8000198:	ea90 0f02 	teqeq	r0, r2
 800019c:	bf1f      	itttt	ne
 800019e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ae:	f000 80e2 	beq.w	8000376 <__adddf3+0x1ee>
 80001b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ba:	bfb8      	it	lt
 80001bc:	426d      	neglt	r5, r5
 80001be:	dd0c      	ble.n	80001da <__adddf3+0x52>
 80001c0:	442c      	add	r4, r5
 80001c2:	ea80 0202 	eor.w	r2, r0, r2
 80001c6:	ea81 0303 	eor.w	r3, r1, r3
 80001ca:	ea82 0000 	eor.w	r0, r2, r0
 80001ce:	ea83 0101 	eor.w	r1, r3, r1
 80001d2:	ea80 0202 	eor.w	r2, r0, r2
 80001d6:	ea81 0303 	eor.w	r3, r1, r3
 80001da:	2d36      	cmp	r5, #54	; 0x36
 80001dc:	bf88      	it	hi
 80001de:	bd30      	pophi	{r4, r5, pc}
 80001e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f0:	d002      	beq.n	80001f8 <__adddf3+0x70>
 80001f2:	4240      	negs	r0, r0
 80001f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000200:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x84>
 8000206:	4252      	negs	r2, r2
 8000208:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020c:	ea94 0f05 	teq	r4, r5
 8000210:	f000 80a7 	beq.w	8000362 <__adddf3+0x1da>
 8000214:	f1a4 0401 	sub.w	r4, r4, #1
 8000218:	f1d5 0e20 	rsbs	lr, r5, #32
 800021c:	db0d      	blt.n	800023a <__adddf3+0xb2>
 800021e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000222:	fa22 f205 	lsr.w	r2, r2, r5
 8000226:	1880      	adds	r0, r0, r2
 8000228:	f141 0100 	adc.w	r1, r1, #0
 800022c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000230:	1880      	adds	r0, r0, r2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	4159      	adcs	r1, r3
 8000238:	e00e      	b.n	8000258 <__adddf3+0xd0>
 800023a:	f1a5 0520 	sub.w	r5, r5, #32
 800023e:	f10e 0e20 	add.w	lr, lr, #32
 8000242:	2a01      	cmp	r2, #1
 8000244:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000248:	bf28      	it	cs
 800024a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024e:	fa43 f305 	asr.w	r3, r3, r5
 8000252:	18c0      	adds	r0, r0, r3
 8000254:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000258:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800025c:	d507      	bpl.n	800026e <__adddf3+0xe6>
 800025e:	f04f 0e00 	mov.w	lr, #0
 8000262:	f1dc 0c00 	rsbs	ip, ip, #0
 8000266:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026a:	eb6e 0101 	sbc.w	r1, lr, r1
 800026e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000272:	d31b      	bcc.n	80002ac <__adddf3+0x124>
 8000274:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000278:	d30c      	bcc.n	8000294 <__adddf3+0x10c>
 800027a:	0849      	lsrs	r1, r1, #1
 800027c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000280:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000284:	f104 0401 	add.w	r4, r4, #1
 8000288:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800028c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000290:	f080 809a 	bcs.w	80003c8 <__adddf3+0x240>
 8000294:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000298:	bf08      	it	eq
 800029a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029e:	f150 0000 	adcs.w	r0, r0, #0
 80002a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a6:	ea41 0105 	orr.w	r1, r1, r5
 80002aa:	bd30      	pop	{r4, r5, pc}
 80002ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b0:	4140      	adcs	r0, r0
 80002b2:	eb41 0101 	adc.w	r1, r1, r1
 80002b6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ba:	f1a4 0401 	sub.w	r4, r4, #1
 80002be:	d1e9      	bne.n	8000294 <__adddf3+0x10c>
 80002c0:	f091 0f00 	teq	r1, #0
 80002c4:	bf04      	itt	eq
 80002c6:	4601      	moveq	r1, r0
 80002c8:	2000      	moveq	r0, #0
 80002ca:	fab1 f381 	clz	r3, r1
 80002ce:	bf08      	it	eq
 80002d0:	3320      	addeq	r3, #32
 80002d2:	f1a3 030b 	sub.w	r3, r3, #11
 80002d6:	f1b3 0220 	subs.w	r2, r3, #32
 80002da:	da0c      	bge.n	80002f6 <__adddf3+0x16e>
 80002dc:	320c      	adds	r2, #12
 80002de:	dd08      	ble.n	80002f2 <__adddf3+0x16a>
 80002e0:	f102 0c14 	add.w	ip, r2, #20
 80002e4:	f1c2 020c 	rsb	r2, r2, #12
 80002e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002ec:	fa21 f102 	lsr.w	r1, r1, r2
 80002f0:	e00c      	b.n	800030c <__adddf3+0x184>
 80002f2:	f102 0214 	add.w	r2, r2, #20
 80002f6:	bfd8      	it	le
 80002f8:	f1c2 0c20 	rsble	ip, r2, #32
 80002fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000300:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000304:	bfdc      	itt	le
 8000306:	ea41 010c 	orrle.w	r1, r1, ip
 800030a:	4090      	lslle	r0, r2
 800030c:	1ae4      	subs	r4, r4, r3
 800030e:	bfa2      	ittt	ge
 8000310:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000314:	4329      	orrge	r1, r5
 8000316:	bd30      	popge	{r4, r5, pc}
 8000318:	ea6f 0404 	mvn.w	r4, r4
 800031c:	3c1f      	subs	r4, #31
 800031e:	da1c      	bge.n	800035a <__adddf3+0x1d2>
 8000320:	340c      	adds	r4, #12
 8000322:	dc0e      	bgt.n	8000342 <__adddf3+0x1ba>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0220 	rsb	r2, r4, #32
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f302 	lsl.w	r3, r1, r2
 8000334:	ea40 0003 	orr.w	r0, r0, r3
 8000338:	fa21 f304 	lsr.w	r3, r1, r4
 800033c:	ea45 0103 	orr.w	r1, r5, r3
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f1c4 040c 	rsb	r4, r4, #12
 8000346:	f1c4 0220 	rsb	r2, r4, #32
 800034a:	fa20 f002 	lsr.w	r0, r0, r2
 800034e:	fa01 f304 	lsl.w	r3, r1, r4
 8000352:	ea40 0003 	orr.w	r0, r0, r3
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	fa21 f004 	lsr.w	r0, r1, r4
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	f094 0f00 	teq	r4, #0
 8000366:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036a:	bf06      	itte	eq
 800036c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000370:	3401      	addeq	r4, #1
 8000372:	3d01      	subne	r5, #1
 8000374:	e74e      	b.n	8000214 <__adddf3+0x8c>
 8000376:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037a:	bf18      	it	ne
 800037c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000380:	d029      	beq.n	80003d6 <__adddf3+0x24e>
 8000382:	ea94 0f05 	teq	r4, r5
 8000386:	bf08      	it	eq
 8000388:	ea90 0f02 	teqeq	r0, r2
 800038c:	d005      	beq.n	800039a <__adddf3+0x212>
 800038e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000392:	bf04      	itt	eq
 8000394:	4619      	moveq	r1, r3
 8000396:	4610      	moveq	r0, r2
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	ea91 0f03 	teq	r1, r3
 800039e:	bf1e      	ittt	ne
 80003a0:	2100      	movne	r1, #0
 80003a2:	2000      	movne	r0, #0
 80003a4:	bd30      	popne	{r4, r5, pc}
 80003a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003aa:	d105      	bne.n	80003b8 <__adddf3+0x230>
 80003ac:	0040      	lsls	r0, r0, #1
 80003ae:	4149      	adcs	r1, r1
 80003b0:	bf28      	it	cs
 80003b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003bc:	bf3c      	itt	cc
 80003be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c2:	bd30      	popcc	{r4, r5, pc}
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf1a      	itte	ne
 80003dc:	4619      	movne	r1, r3
 80003de:	4610      	movne	r0, r2
 80003e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e4:	bf1c      	itt	ne
 80003e6:	460b      	movne	r3, r1
 80003e8:	4602      	movne	r2, r0
 80003ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ee:	bf06      	itte	eq
 80003f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f4:	ea91 0f03 	teqeq	r1, r3
 80003f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	bf00      	nop

08000400 <__aeabi_ui2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f04f 0500 	mov.w	r5, #0
 8000418:	f04f 0100 	mov.w	r1, #0
 800041c:	e750      	b.n	80002c0 <__adddf3+0x138>
 800041e:	bf00      	nop

08000420 <__aeabi_i2d>:
 8000420:	f090 0f00 	teq	r0, #0
 8000424:	bf04      	itt	eq
 8000426:	2100      	moveq	r1, #0
 8000428:	4770      	bxeq	lr
 800042a:	b530      	push	{r4, r5, lr}
 800042c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000430:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000434:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	f04f 0100 	mov.w	r1, #0
 8000440:	e73e      	b.n	80002c0 <__adddf3+0x138>
 8000442:	bf00      	nop

08000444 <__aeabi_f2d>:
 8000444:	0042      	lsls	r2, r0, #1
 8000446:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044a:	ea4f 0131 	mov.w	r1, r1, rrx
 800044e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000452:	bf1f      	itttt	ne
 8000454:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000458:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800045c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000460:	4770      	bxne	lr
 8000462:	f092 0f00 	teq	r2, #0
 8000466:	bf14      	ite	ne
 8000468:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e720      	b.n	80002c0 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aedc 	beq.w	800026e <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6c1      	b.n	800026e <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_d2iz>:
 80004ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80004f4:	d215      	bcs.n	8000522 <__aeabi_d2iz+0x36>
 80004f6:	d511      	bpl.n	800051c <__aeabi_d2iz+0x30>
 80004f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80004fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000500:	d912      	bls.n	8000528 <__aeabi_d2iz+0x3c>
 8000502:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000506:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800050a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800050e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000512:	fa23 f002 	lsr.w	r0, r3, r2
 8000516:	bf18      	it	ne
 8000518:	4240      	negne	r0, r0
 800051a:	4770      	bx	lr
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	4770      	bx	lr
 8000522:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000526:	d105      	bne.n	8000534 <__aeabi_d2iz+0x48>
 8000528:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800052c:	bf08      	it	eq
 800052e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000532:	4770      	bx	lr
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <__aeabi_frsub>:
 800053c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000540:	e002      	b.n	8000548 <__addsf3>
 8000542:	bf00      	nop

08000544 <__aeabi_fsub>:
 8000544:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000548 <__addsf3>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	bf1f      	itttt	ne
 800054c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000550:	ea92 0f03 	teqne	r2, r3
 8000554:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000558:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800055c:	d06a      	beq.n	8000634 <__addsf3+0xec>
 800055e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000562:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000566:	bfc1      	itttt	gt
 8000568:	18d2      	addgt	r2, r2, r3
 800056a:	4041      	eorgt	r1, r0
 800056c:	4048      	eorgt	r0, r1
 800056e:	4041      	eorgt	r1, r0
 8000570:	bfb8      	it	lt
 8000572:	425b      	neglt	r3, r3
 8000574:	2b19      	cmp	r3, #25
 8000576:	bf88      	it	hi
 8000578:	4770      	bxhi	lr
 800057a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000586:	bf18      	it	ne
 8000588:	4240      	negne	r0, r0
 800058a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800058e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000592:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000596:	bf18      	it	ne
 8000598:	4249      	negne	r1, r1
 800059a:	ea92 0f03 	teq	r2, r3
 800059e:	d03f      	beq.n	8000620 <__addsf3+0xd8>
 80005a0:	f1a2 0201 	sub.w	r2, r2, #1
 80005a4:	fa41 fc03 	asr.w	ip, r1, r3
 80005a8:	eb10 000c 	adds.w	r0, r0, ip
 80005ac:	f1c3 0320 	rsb	r3, r3, #32
 80005b0:	fa01 f103 	lsl.w	r1, r1, r3
 80005b4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80005b8:	d502      	bpl.n	80005c0 <__addsf3+0x78>
 80005ba:	4249      	negs	r1, r1
 80005bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80005c0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80005c4:	d313      	bcc.n	80005ee <__addsf3+0xa6>
 80005c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005ca:	d306      	bcc.n	80005da <__addsf3+0x92>
 80005cc:	0840      	lsrs	r0, r0, #1
 80005ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80005d2:	f102 0201 	add.w	r2, r2, #1
 80005d6:	2afe      	cmp	r2, #254	; 0xfe
 80005d8:	d251      	bcs.n	800067e <__addsf3+0x136>
 80005da:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80005de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005e2:	bf08      	it	eq
 80005e4:	f020 0001 	biceq.w	r0, r0, #1
 80005e8:	ea40 0003 	orr.w	r0, r0, r3
 80005ec:	4770      	bx	lr
 80005ee:	0049      	lsls	r1, r1, #1
 80005f0:	eb40 0000 	adc.w	r0, r0, r0
 80005f4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80005f8:	f1a2 0201 	sub.w	r2, r2, #1
 80005fc:	d1ed      	bne.n	80005da <__addsf3+0x92>
 80005fe:	fab0 fc80 	clz	ip, r0
 8000602:	f1ac 0c08 	sub.w	ip, ip, #8
 8000606:	ebb2 020c 	subs.w	r2, r2, ip
 800060a:	fa00 f00c 	lsl.w	r0, r0, ip
 800060e:	bfaa      	itet	ge
 8000610:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000614:	4252      	neglt	r2, r2
 8000616:	4318      	orrge	r0, r3
 8000618:	bfbc      	itt	lt
 800061a:	40d0      	lsrlt	r0, r2
 800061c:	4318      	orrlt	r0, r3
 800061e:	4770      	bx	lr
 8000620:	f092 0f00 	teq	r2, #0
 8000624:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000628:	bf06      	itte	eq
 800062a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800062e:	3201      	addeq	r2, #1
 8000630:	3b01      	subne	r3, #1
 8000632:	e7b5      	b.n	80005a0 <__addsf3+0x58>
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d021      	beq.n	8000688 <__addsf3+0x140>
 8000644:	ea92 0f03 	teq	r2, r3
 8000648:	d004      	beq.n	8000654 <__addsf3+0x10c>
 800064a:	f092 0f00 	teq	r2, #0
 800064e:	bf08      	it	eq
 8000650:	4608      	moveq	r0, r1
 8000652:	4770      	bx	lr
 8000654:	ea90 0f01 	teq	r0, r1
 8000658:	bf1c      	itt	ne
 800065a:	2000      	movne	r0, #0
 800065c:	4770      	bxne	lr
 800065e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000662:	d104      	bne.n	800066e <__addsf3+0x126>
 8000664:	0040      	lsls	r0, r0, #1
 8000666:	bf28      	it	cs
 8000668:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800066c:	4770      	bx	lr
 800066e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000672:	bf3c      	itt	cc
 8000674:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000678:	4770      	bxcc	lr
 800067a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800067e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000682:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000686:	4770      	bx	lr
 8000688:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800068c:	bf16      	itet	ne
 800068e:	4608      	movne	r0, r1
 8000690:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000694:	4601      	movne	r1, r0
 8000696:	0242      	lsls	r2, r0, #9
 8000698:	bf06      	itte	eq
 800069a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800069e:	ea90 0f01 	teqeq	r0, r1
 80006a2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80006a6:	4770      	bx	lr

080006a8 <__aeabi_ui2f>:
 80006a8:	f04f 0300 	mov.w	r3, #0
 80006ac:	e004      	b.n	80006b8 <__aeabi_i2f+0x8>
 80006ae:	bf00      	nop

080006b0 <__aeabi_i2f>:
 80006b0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80006b4:	bf48      	it	mi
 80006b6:	4240      	negmi	r0, r0
 80006b8:	ea5f 0c00 	movs.w	ip, r0
 80006bc:	bf08      	it	eq
 80006be:	4770      	bxeq	lr
 80006c0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80006c4:	4601      	mov	r1, r0
 80006c6:	f04f 0000 	mov.w	r0, #0
 80006ca:	e01c      	b.n	8000706 <__aeabi_l2f+0x2a>

080006cc <__aeabi_ul2f>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	f04f 0300 	mov.w	r3, #0
 80006d8:	e00a      	b.n	80006f0 <__aeabi_l2f+0x14>
 80006da:	bf00      	nop

080006dc <__aeabi_l2f>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80006e8:	d502      	bpl.n	80006f0 <__aeabi_l2f+0x14>
 80006ea:	4240      	negs	r0, r0
 80006ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f0:	ea5f 0c01 	movs.w	ip, r1
 80006f4:	bf02      	ittt	eq
 80006f6:	4684      	moveq	ip, r0
 80006f8:	4601      	moveq	r1, r0
 80006fa:	2000      	moveq	r0, #0
 80006fc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000700:	bf08      	it	eq
 8000702:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000706:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800070a:	fabc f28c 	clz	r2, ip
 800070e:	3a08      	subs	r2, #8
 8000710:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000714:	db10      	blt.n	8000738 <__aeabi_l2f+0x5c>
 8000716:	fa01 fc02 	lsl.w	ip, r1, r2
 800071a:	4463      	add	r3, ip
 800071c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000720:	f1c2 0220 	rsb	r2, r2, #32
 8000724:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000728:	fa20 f202 	lsr.w	r2, r0, r2
 800072c:	eb43 0002 	adc.w	r0, r3, r2
 8000730:	bf08      	it	eq
 8000732:	f020 0001 	biceq.w	r0, r0, #1
 8000736:	4770      	bx	lr
 8000738:	f102 0220 	add.w	r2, r2, #32
 800073c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000740:	f1c2 0220 	rsb	r2, r2, #32
 8000744:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000748:	fa21 f202 	lsr.w	r2, r1, r2
 800074c:	eb43 0002 	adc.w	r0, r3, r2
 8000750:	bf08      	it	eq
 8000752:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000756:	4770      	bx	lr

08000758 <__aeabi_fmul>:
 8000758:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000760:	bf1e      	ittt	ne
 8000762:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000766:	ea92 0f0c 	teqne	r2, ip
 800076a:	ea93 0f0c 	teqne	r3, ip
 800076e:	d06f      	beq.n	8000850 <__aeabi_fmul+0xf8>
 8000770:	441a      	add	r2, r3
 8000772:	ea80 0c01 	eor.w	ip, r0, r1
 8000776:	0240      	lsls	r0, r0, #9
 8000778:	bf18      	it	ne
 800077a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800077e:	d01e      	beq.n	80007be <__aeabi_fmul+0x66>
 8000780:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000784:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000788:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800078c:	fba0 3101 	umull	r3, r1, r0, r1
 8000790:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000794:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000798:	bf3e      	ittt	cc
 800079a:	0049      	lslcc	r1, r1, #1
 800079c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80007a0:	005b      	lslcc	r3, r3, #1
 80007a2:	ea40 0001 	orr.w	r0, r0, r1
 80007a6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80007aa:	2afd      	cmp	r2, #253	; 0xfd
 80007ac:	d81d      	bhi.n	80007ea <__aeabi_fmul+0x92>
 80007ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80007b2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007b6:	bf08      	it	eq
 80007b8:	f020 0001 	biceq.w	r0, r0, #1
 80007bc:	4770      	bx	lr
 80007be:	f090 0f00 	teq	r0, #0
 80007c2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80007c6:	bf08      	it	eq
 80007c8:	0249      	lsleq	r1, r1, #9
 80007ca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80007ce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80007d2:	3a7f      	subs	r2, #127	; 0x7f
 80007d4:	bfc2      	ittt	gt
 80007d6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80007da:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80007de:	4770      	bxgt	lr
 80007e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007e4:	f04f 0300 	mov.w	r3, #0
 80007e8:	3a01      	subs	r2, #1
 80007ea:	dc5d      	bgt.n	80008a8 <__aeabi_fmul+0x150>
 80007ec:	f112 0f19 	cmn.w	r2, #25
 80007f0:	bfdc      	itt	le
 80007f2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80007f6:	4770      	bxle	lr
 80007f8:	f1c2 0200 	rsb	r2, r2, #0
 80007fc:	0041      	lsls	r1, r0, #1
 80007fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000802:	f1c2 0220 	rsb	r2, r2, #32
 8000806:	fa00 fc02 	lsl.w	ip, r0, r2
 800080a:	ea5f 0031 	movs.w	r0, r1, rrx
 800080e:	f140 0000 	adc.w	r0, r0, #0
 8000812:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000816:	bf08      	it	eq
 8000818:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800081c:	4770      	bx	lr
 800081e:	f092 0f00 	teq	r2, #0
 8000822:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000826:	bf02      	ittt	eq
 8000828:	0040      	lsleq	r0, r0, #1
 800082a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800082e:	3a01      	subeq	r2, #1
 8000830:	d0f9      	beq.n	8000826 <__aeabi_fmul+0xce>
 8000832:	ea40 000c 	orr.w	r0, r0, ip
 8000836:	f093 0f00 	teq	r3, #0
 800083a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800083e:	bf02      	ittt	eq
 8000840:	0049      	lsleq	r1, r1, #1
 8000842:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000846:	3b01      	subeq	r3, #1
 8000848:	d0f9      	beq.n	800083e <__aeabi_fmul+0xe6>
 800084a:	ea41 010c 	orr.w	r1, r1, ip
 800084e:	e78f      	b.n	8000770 <__aeabi_fmul+0x18>
 8000850:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000854:	ea92 0f0c 	teq	r2, ip
 8000858:	bf18      	it	ne
 800085a:	ea93 0f0c 	teqne	r3, ip
 800085e:	d00a      	beq.n	8000876 <__aeabi_fmul+0x11e>
 8000860:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000864:	bf18      	it	ne
 8000866:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800086a:	d1d8      	bne.n	800081e <__aeabi_fmul+0xc6>
 800086c:	ea80 0001 	eor.w	r0, r0, r1
 8000870:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000874:	4770      	bx	lr
 8000876:	f090 0f00 	teq	r0, #0
 800087a:	bf17      	itett	ne
 800087c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000880:	4608      	moveq	r0, r1
 8000882:	f091 0f00 	teqne	r1, #0
 8000886:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800088a:	d014      	beq.n	80008b6 <__aeabi_fmul+0x15e>
 800088c:	ea92 0f0c 	teq	r2, ip
 8000890:	d101      	bne.n	8000896 <__aeabi_fmul+0x13e>
 8000892:	0242      	lsls	r2, r0, #9
 8000894:	d10f      	bne.n	80008b6 <__aeabi_fmul+0x15e>
 8000896:	ea93 0f0c 	teq	r3, ip
 800089a:	d103      	bne.n	80008a4 <__aeabi_fmul+0x14c>
 800089c:	024b      	lsls	r3, r1, #9
 800089e:	bf18      	it	ne
 80008a0:	4608      	movne	r0, r1
 80008a2:	d108      	bne.n	80008b6 <__aeabi_fmul+0x15e>
 80008a4:	ea80 0001 	eor.w	r0, r0, r1
 80008a8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80008ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008b4:	4770      	bx	lr
 80008b6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008ba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80008be:	4770      	bx	lr

080008c0 <__aeabi_fdiv>:
 80008c0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80008c8:	bf1e      	ittt	ne
 80008ca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80008ce:	ea92 0f0c 	teqne	r2, ip
 80008d2:	ea93 0f0c 	teqne	r3, ip
 80008d6:	d069      	beq.n	80009ac <__aeabi_fdiv+0xec>
 80008d8:	eba2 0203 	sub.w	r2, r2, r3
 80008dc:	ea80 0c01 	eor.w	ip, r0, r1
 80008e0:	0249      	lsls	r1, r1, #9
 80008e2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80008e6:	d037      	beq.n	8000958 <__aeabi_fdiv+0x98>
 80008e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80008ec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80008f0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80008f4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008f8:	428b      	cmp	r3, r1
 80008fa:	bf38      	it	cc
 80008fc:	005b      	lslcc	r3, r3, #1
 80008fe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000902:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000906:	428b      	cmp	r3, r1
 8000908:	bf24      	itt	cs
 800090a:	1a5b      	subcs	r3, r3, r1
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000914:	bf24      	itt	cs
 8000916:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800091a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800091e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000922:	bf24      	itt	cs
 8000924:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000928:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800092c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000930:	bf24      	itt	cs
 8000932:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000936:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093a:	011b      	lsls	r3, r3, #4
 800093c:	bf18      	it	ne
 800093e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000942:	d1e0      	bne.n	8000906 <__aeabi_fdiv+0x46>
 8000944:	2afd      	cmp	r2, #253	; 0xfd
 8000946:	f63f af50 	bhi.w	80007ea <__aeabi_fmul+0x92>
 800094a:	428b      	cmp	r3, r1
 800094c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000950:	bf08      	it	eq
 8000952:	f020 0001 	biceq.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800095c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000960:	327f      	adds	r2, #127	; 0x7f
 8000962:	bfc2      	ittt	gt
 8000964:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000968:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800096c:	4770      	bxgt	lr
 800096e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000972:	f04f 0300 	mov.w	r3, #0
 8000976:	3a01      	subs	r2, #1
 8000978:	e737      	b.n	80007ea <__aeabi_fmul+0x92>
 800097a:	f092 0f00 	teq	r2, #0
 800097e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000982:	bf02      	ittt	eq
 8000984:	0040      	lsleq	r0, r0, #1
 8000986:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800098a:	3a01      	subeq	r2, #1
 800098c:	d0f9      	beq.n	8000982 <__aeabi_fdiv+0xc2>
 800098e:	ea40 000c 	orr.w	r0, r0, ip
 8000992:	f093 0f00 	teq	r3, #0
 8000996:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800099a:	bf02      	ittt	eq
 800099c:	0049      	lsleq	r1, r1, #1
 800099e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80009a2:	3b01      	subeq	r3, #1
 80009a4:	d0f9      	beq.n	800099a <__aeabi_fdiv+0xda>
 80009a6:	ea41 010c 	orr.w	r1, r1, ip
 80009aa:	e795      	b.n	80008d8 <__aeabi_fdiv+0x18>
 80009ac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d108      	bne.n	80009c8 <__aeabi_fdiv+0x108>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	f47f af7d 	bne.w	80008b6 <__aeabi_fmul+0x15e>
 80009bc:	ea93 0f0c 	teq	r3, ip
 80009c0:	f47f af70 	bne.w	80008a4 <__aeabi_fmul+0x14c>
 80009c4:	4608      	mov	r0, r1
 80009c6:	e776      	b.n	80008b6 <__aeabi_fmul+0x15e>
 80009c8:	ea93 0f0c 	teq	r3, ip
 80009cc:	d104      	bne.n	80009d8 <__aeabi_fdiv+0x118>
 80009ce:	024b      	lsls	r3, r1, #9
 80009d0:	f43f af4c 	beq.w	800086c <__aeabi_fmul+0x114>
 80009d4:	4608      	mov	r0, r1
 80009d6:	e76e      	b.n	80008b6 <__aeabi_fmul+0x15e>
 80009d8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80009dc:	bf18      	it	ne
 80009de:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80009e2:	d1ca      	bne.n	800097a <__aeabi_fdiv+0xba>
 80009e4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80009e8:	f47f af5c 	bne.w	80008a4 <__aeabi_fmul+0x14c>
 80009ec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80009f0:	f47f af3c 	bne.w	800086c <__aeabi_fmul+0x114>
 80009f4:	e75f      	b.n	80008b6 <__aeabi_fmul+0x15e>
 80009f6:	bf00      	nop

080009f8 <__aeabi_f2iz>:
 80009f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a00:	d30f      	bcc.n	8000a22 <__aeabi_f2iz+0x2a>
 8000a02:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a06:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a0a:	d90d      	bls.n	8000a28 <__aeabi_f2iz+0x30>
 8000a0c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a14:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a18:	fa23 f002 	lsr.w	r0, r3, r2
 8000a1c:	bf18      	it	ne
 8000a1e:	4240      	negne	r0, r0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0000 	mov.w	r0, #0
 8000a26:	4770      	bx	lr
 8000a28:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a2c:	d101      	bne.n	8000a32 <__aeabi_f2iz+0x3a>
 8000a2e:	0242      	lsls	r2, r0, #9
 8000a30:	d105      	bne.n	8000a3e <__aeabi_f2iz+0x46>
 8000a32:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a36:	bf08      	it	eq
 8000a38:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_f2uiz>:
 8000a44:	0042      	lsls	r2, r0, #1
 8000a46:	d20e      	bcs.n	8000a66 <__aeabi_f2uiz+0x22>
 8000a48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a4c:	d30b      	bcc.n	8000a66 <__aeabi_f2uiz+0x22>
 8000a4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a56:	d409      	bmi.n	8000a6c <__aeabi_f2uiz+0x28>
 8000a58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a60:	fa23 f002 	lsr.w	r0, r3, r2
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr
 8000a6c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a70:	d101      	bne.n	8000a76 <__aeabi_f2uiz+0x32>
 8000a72:	0242      	lsls	r2, r0, #9
 8000a74:	d102      	bne.n	8000a7c <__aeabi_f2uiz+0x38>
 8000a76:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000a8c:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <NVIC_PriorityGroupConfig+0x20>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a98:	60d3      	str	r3, [r2, #12]
}
 8000a9a:	bf00      	nop
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00

08000aa8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	73fb      	strb	r3, [r7, #15]
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	73bb      	strb	r3, [r7, #14]
 8000ab8:	230f      	movs	r3, #15
 8000aba:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	78db      	ldrb	r3, [r3, #3]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d038      	beq.n	8000b36 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ac4:	4b26      	ldr	r3, [pc, #152]	; (8000b60 <NVIC_Init+0xb8>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ace:	0a1b      	lsrs	r3, r3, #8
 8000ad0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
 8000ad4:	f1c3 0304 	rsb	r3, r3, #4
 8000ad8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000ada:	7b7a      	ldrb	r2, [r7, #13]
 8000adc:	7bfb      	ldrb	r3, [r7, #15]
 8000ade:	fa42 f303 	asr.w	r3, r2, r3
 8000ae2:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	785b      	ldrb	r3, [r3, #1]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	7bbb      	ldrb	r3, [r7, #14]
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	789a      	ldrb	r2, [r3, #2]
 8000af6:	7b7b      	ldrb	r3, [r7, #13]
 8000af8:	4013      	ands	r3, r2
 8000afa:	b2da      	uxtb	r2, r3
 8000afc:	7bfb      	ldrb	r3, [r7, #15]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b08:	4a16      	ldr	r2, [pc, #88]	; (8000b64 <NVIC_Init+0xbc>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	4413      	add	r3, r2
 8000b10:	7bfa      	ldrb	r2, [r7, #15]
 8000b12:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b16:	4a13      	ldr	r2, [pc, #76]	; (8000b64 <NVIC_Init+0xbc>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	095b      	lsrs	r3, r3, #5
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	f003 031f 	and.w	r3, r3, #31
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b30:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b34:	e00f      	b.n	8000b56 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b36:	490b      	ldr	r1, [pc, #44]	; (8000b64 <NVIC_Init+0xbc>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	095b      	lsrs	r3, r3, #5
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	f003 031f 	and.w	r3, r3, #31
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b4e:	f100 0320 	add.w	r3, r0, #32
 8000b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b56:	bf00      	nop
 8000b58:	3714      	adds	r7, #20
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00
 8000b64:	e000e100 	.word	0xe000e100

08000b68 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b7e:	2300      	movs	r3, #0
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	e07e      	b.n	8000c82 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b84:	2201      	movs	r2, #1
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b98:	68fa      	ldr	r2, [r7, #12]
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d16d      	bne.n	8000c7c <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	2103      	movs	r1, #3
 8000baa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	401a      	ands	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	791b      	ldrb	r3, [r3, #4]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc8:	431a      	orrs	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	791b      	ldrb	r3, [r3, #4]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d003      	beq.n	8000bde <GPIO_Init+0x76>
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	791b      	ldrb	r3, [r3, #4]
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d136      	bne.n	8000c4c <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	689a      	ldr	r2, [r3, #8]
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	2103      	movs	r1, #3
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	43db      	mvns	r3, r3
 8000bee:	401a      	ands	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	795b      	ldrb	r3, [r3, #5]
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	fa01 f303 	lsl.w	r3, r1, r3
 8000c06:	431a      	orrs	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	889b      	ldrh	r3, [r3, #4]
 8000c10:	b29a      	uxth	r2, r3
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	2101      	movs	r1, #1
 8000c18:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	4013      	ands	r3, r2
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	889b      	ldrh	r3, [r3, #4]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	b21a      	sxth	r2, r3
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	799b      	ldrb	r3, [r3, #6]
 8000c36:	4619      	mov	r1, r3
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	b21b      	sxth	r3, r3
 8000c42:	4313      	orrs	r3, r2
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68da      	ldr	r2, [r3, #12]
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	79db      	ldrb	r3, [r3, #7]
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	431a      	orrs	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b0f      	cmp	r3, #15
 8000c86:	f67f af7d 	bls.w	8000b84 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	371c      	adds	r7, #28
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr

08000c94 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	8a1b      	ldrh	r3, [r3, #16]
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	887b      	ldrh	r3, [r7, #2]
 8000cac:	4013      	ands	r3, r2
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d002      	beq.n	8000cba <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	73fb      	strb	r3, [r7, #15]
 8000cb8:	e001      	b.n	8000cbe <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: Specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	8a9b      	ldrh	r3, [r3, #20]
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	887b      	ldrh	r3, [r7, #2]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d002      	beq.n	8000cf2 <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000cec:	2301      	movs	r3, #1
 8000cee:	73fb      	strb	r3, [r7, #15]
 8000cf0:	e001      	b.n	8000cf6 <GPIO_ReadOutputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	887a      	ldrh	r2, [r7, #2]
 8000d14:	831a      	strh	r2, [r3, #24]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	887a      	ldrh	r2, [r7, #2]
 8000d30:	835a      	strh	r2, [r3, #26]
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	460b      	mov	r3, r1
 8000d46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	8a9b      	ldrh	r3, [r3, #20]
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	4053      	eors	r3, r2
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	829a      	strh	r2, [r3, #20]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	807b      	strh	r3, [r7, #2]
 8000d70:	4613      	mov	r3, r2
 8000d72:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d7c:	787a      	ldrb	r2, [r7, #1]
 8000d7e:	887b      	ldrh	r3, [r7, #2]
 8000d80:	f003 0307 	and.w	r3, r3, #7
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	08db      	lsrs	r3, r3, #3
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	887b      	ldrh	r3, [r7, #2]
 8000d96:	08db      	lsrs	r3, r3, #3
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3208      	adds	r2, #8
 8000da0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000da4:	887b      	ldrh	r3, [r7, #2]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	210f      	movs	r1, #15
 8000dae:	fa01 f303 	lsl.w	r3, r1, r3
 8000db2:	43db      	mvns	r3, r3
 8000db4:	ea02 0103 	and.w	r1, r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f100 0208 	add.w	r2, r0, #8
 8000dbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000dc2:	887b      	ldrh	r3, [r7, #2]
 8000dc4:	08db      	lsrs	r3, r3, #3
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3208      	adds	r2, #8
 8000dce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000dd8:	887b      	ldrh	r3, [r7, #2]
 8000dda:	08db      	lsrs	r3, r3, #3
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3208      	adds	r2, #8
 8000de4:	68b9      	ldr	r1, [r7, #8]
 8000de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000dea:	bf00      	nop
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b089      	sub	sp, #36	; 0x24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
 8000e00:	2300      	movs	r3, #0
 8000e02:	61bb      	str	r3, [r7, #24]
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	2300      	movs	r3, #0
 8000e12:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000e14:	4b5f      	ldr	r3, [pc, #380]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	f003 030c 	and.w	r3, r3, #12
 8000e1c:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	2b0c      	cmp	r3, #12
 8000e22:	d865      	bhi.n	8000ef0 <RCC_GetClocksFreq+0xfc>
 8000e24:	a201      	add	r2, pc, #4	; (adr r2, 8000e2c <RCC_GetClocksFreq+0x38>)
 8000e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e2a:	bf00      	nop
 8000e2c:	08000e61 	.word	0x08000e61
 8000e30:	08000ef1 	.word	0x08000ef1
 8000e34:	08000ef1 	.word	0x08000ef1
 8000e38:	08000ef1 	.word	0x08000ef1
 8000e3c:	08000e81 	.word	0x08000e81
 8000e40:	08000ef1 	.word	0x08000ef1
 8000e44:	08000ef1 	.word	0x08000ef1
 8000e48:	08000ef1 	.word	0x08000ef1
 8000e4c:	08000e89 	.word	0x08000e89
 8000e50:	08000ef1 	.word	0x08000ef1
 8000e54:	08000ef1 	.word	0x08000ef1
 8000e58:	08000ef1 	.word	0x08000ef1
 8000e5c:	08000e91 	.word	0x08000e91
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000e60:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e68:	0b5b      	lsrs	r3, r3, #13
 8000e6a:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	461a      	mov	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	601a      	str	r2, [r3, #0]
      break;
 8000e7e:	e047      	b.n	8000f10 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4a45      	ldr	r2, [pc, #276]	; (8000f98 <RCC_GetClocksFreq+0x1a4>)
 8000e84:	601a      	str	r2, [r3, #0]
      break;
 8000e86:	e043      	b.n	8000f10 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4a44      	ldr	r2, [pc, #272]	; (8000f9c <RCC_GetClocksFreq+0x1a8>)
 8000e8c:	601a      	str	r2, [r3, #0]
      break;
 8000e8e:	e03f      	b.n	8000f10 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000e90:	4b40      	ldr	r3, [pc, #256]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000e98:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8000e9a:	4b3e      	ldr	r3, [pc, #248]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000ea2:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	0c9b      	lsrs	r3, r3, #18
 8000ea8:	4a3d      	ldr	r2, [pc, #244]	; (8000fa0 <RCC_GetClocksFreq+0x1ac>)
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	0d9b      	lsrs	r3, r3, #22
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000eb8:	4b36      	ldr	r3, [pc, #216]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ec0:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d109      	bne.n	8000edc <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	4a33      	ldr	r2, [pc, #204]	; (8000f98 <RCC_GetClocksFreq+0x1a4>)
 8000ecc:	fb02 f203 	mul.w	r2, r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000eda:	e019      	b.n	8000f10 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	4a2f      	ldr	r2, [pc, #188]	; (8000f9c <RCC_GetClocksFreq+0x1a8>)
 8000ee0:	fb02 f203 	mul.w	r2, r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fbb2 f2f3 	udiv	r2, r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	601a      	str	r2, [r3, #0]
      }
      break;
 8000eee:	e00f      	b.n	8000f10 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000ef0:	4b28      	ldr	r3, [pc, #160]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000ef8:	0b5b      	lsrs	r3, r3, #13
 8000efa:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	3301      	adds	r3, #1
 8000f00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	601a      	str	r2, [r3, #0]
      break;
 8000f0e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000f10:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f18:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	091b      	lsrs	r3, r3, #4
 8000f1e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000f20:	4a20      	ldr	r2, [pc, #128]	; (8000fa4 <RCC_GetClocksFreq+0x1b0>)
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	40da      	lsrs	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000f38:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f40:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	0a1b      	lsrs	r3, r3, #8
 8000f46:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000f48:	4a16      	ldr	r2, [pc, #88]	; (8000fa4 <RCC_GetClocksFreq+0x1b0>)
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685a      	ldr	r2, [r3, #4]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	40da      	lsrs	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <RCC_GetClocksFreq+0x1a0>)
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f68:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	0adb      	lsrs	r3, r3, #11
 8000f6e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000f70:	4a0c      	ldr	r2, [pc, #48]	; (8000fa4 <RCC_GetClocksFreq+0x1b0>)
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	4413      	add	r3, r2
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685a      	ldr	r2, [r3, #4]
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	40da      	lsrs	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	60da      	str	r2, [r3, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3724      	adds	r7, #36	; 0x24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800
 8000f98:	00f42400 	.word	0x00f42400
 8000f9c:	007a1200 	.word	0x007a1200
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	2000000c 	.word	0x2000000c

08000fa8 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fb4:	78fb      	ldrb	r3, [r7, #3]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d006      	beq.n	8000fc8 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000fba:	4909      	ldr	r1, [pc, #36]	; (8000fe0 <RCC_AHBPeriphClockCmd+0x38>)
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <RCC_AHBPeriphClockCmd+0x38>)
 8000fbe:	69da      	ldr	r2, [r3, #28]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000fc6:	e006      	b.n	8000fd6 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000fc8:	4905      	ldr	r1, [pc, #20]	; (8000fe0 <RCC_AHBPeriphClockCmd+0x38>)
 8000fca:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <RCC_AHBPeriphClockCmd+0x38>)
 8000fcc:	69da      	ldr	r2, [r3, #28]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61cb      	str	r3, [r1, #28]
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	40023800 	.word	0x40023800

08000fe4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ff0:	78fb      	ldrb	r3, [r7, #3]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000ff6:	4909      	ldr	r1, [pc, #36]	; (800101c <RCC_APB2PeriphClockCmd+0x38>)
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <RCC_APB2PeriphClockCmd+0x38>)
 8000ffa:	6a1a      	ldr	r2, [r3, #32]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001002:	e006      	b.n	8001012 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001004:	4905      	ldr	r1, [pc, #20]	; (800101c <RCC_APB2PeriphClockCmd+0x38>)
 8001006:	4b05      	ldr	r3, [pc, #20]	; (800101c <RCC_APB2PeriphClockCmd+0x38>)
 8001008:	6a1a      	ldr	r2, [r3, #32]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	43db      	mvns	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	620b      	str	r3, [r1, #32]
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	40023800 	.word	0x40023800

08001020 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800102c:	78fb      	ldrb	r3, [r7, #3]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d006      	beq.n	8001040 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001032:	4909      	ldr	r1, [pc, #36]	; (8001058 <RCC_APB1PeriphClockCmd+0x38>)
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <RCC_APB1PeriphClockCmd+0x38>)
 8001036:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4313      	orrs	r3, r2
 800103c:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800103e:	e006      	b.n	800104e <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001040:	4905      	ldr	r1, [pc, #20]	; (8001058 <RCC_APB1PeriphClockCmd+0x38>)
 8001042:	4b05      	ldr	r3, [pc, #20]	; (8001058 <RCC_APB1PeriphClockCmd+0x38>)
 8001044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	43db      	mvns	r3, r3
 800104a:	4013      	ands	r3, r2
 800104c:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	40023800 	.word	0x40023800

0800105c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001076:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	881a      	ldrh	r2, [r3, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	885b      	ldrh	r3, [r3, #2]
 8001080:	4313      	orrs	r3, r2
 8001082:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001088:	4313      	orrs	r3, r2
 800108a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001090:	4313      	orrs	r3, r2
 8001092:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001098:	4313      	orrs	r3, r2
 800109a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	89fb      	ldrh	r3, [r7, #14]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	89fa      	ldrh	r2, [r7, #14]
 80010be:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	8b9b      	ldrh	r3, [r3, #28]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	8a1a      	ldrh	r2, [r3, #16]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	821a      	strh	r2, [r3, #16]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d008      	beq.n	8001108 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001100:	b29a      	uxth	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8001106:	e007      	b.n	8001118 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	b29b      	uxth	r3, r3
 800110e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001112:	b29a      	uxth	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	801a      	strh	r2, [r3, #0]
  }
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001130:	2300      	movs	r3, #0
 8001132:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	891b      	ldrh	r3, [r3, #8]
 8001138:	b29a      	uxth	r2, r3
 800113a:	887b      	ldrh	r3, [r7, #2]
 800113c:	4013      	ands	r3, r2
 800113e:	b29b      	uxth	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001144:	2301      	movs	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e001      	b.n	800114e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800114a:	2300      	movs	r3, #0
 800114c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001176:	d00b      	beq.n	8001190 <TIM_TimeBaseInit+0x34>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a1c      	ldr	r2, [pc, #112]	; (80011ec <TIM_TimeBaseInit+0x90>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d007      	beq.n	8001190 <TIM_TimeBaseInit+0x34>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	4a1b      	ldr	r2, [pc, #108]	; (80011f0 <TIM_TimeBaseInit+0x94>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d003      	beq.n	8001190 <TIM_TimeBaseInit+0x34>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a1a      	ldr	r2, [pc, #104]	; (80011f4 <TIM_TimeBaseInit+0x98>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d108      	bne.n	80011a2 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001190:	89fb      	ldrh	r3, [r7, #14]
 8001192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001196:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	885a      	ldrh	r2, [r3, #2]
 800119c:	89fb      	ldrh	r3, [r7, #14]
 800119e:	4313      	orrs	r3, r2
 80011a0:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a14      	ldr	r2, [pc, #80]	; (80011f8 <TIM_TimeBaseInit+0x9c>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d00c      	beq.n	80011c4 <TIM_TimeBaseInit+0x68>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a13      	ldr	r2, [pc, #76]	; (80011fc <TIM_TimeBaseInit+0xa0>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d008      	beq.n	80011c4 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80011b2:	89fb      	ldrh	r3, [r7, #14]
 80011b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011b8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	891a      	ldrh	r2, [r3, #8]
 80011be:	89fb      	ldrh	r3, [r7, #14]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	89fa      	ldrh	r2, [r7, #14]
 80011c8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	881a      	ldrh	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2201      	movs	r2, #1
 80011de:	829a      	strh	r2, [r3, #20]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40000400 	.word	0x40000400
 80011f0:	40000800 	.word	0x40000800
 80011f4:	40000c00 	.word	0x40000c00
 80011f8:	40001000 	.word	0x40001000
 80011fc:	40001400 	.word	0x40001400

08001200 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d008      	beq.n	8001224 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	b29a      	uxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001222:	e007      	b.n	8001234 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	f023 0301 	bic.w	r3, r3, #1
 800122e:	b29a      	uxth	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	801a      	strh	r2, [r3, #0]
  }
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop

08001240 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	807b      	strh	r3, [r7, #2]
 800124c:	4613      	mov	r3, r2
 800124e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d008      	beq.n	8001268 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	899b      	ldrh	r3, [r3, #12]
 800125a:	b29a      	uxth	r2, r3
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	4313      	orrs	r3, r2
 8001260:	b29a      	uxth	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001266:	e009      	b.n	800127c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	899b      	ldrh	r3, [r3, #12]
 800126c:	b29a      	uxth	r2, r3
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	43db      	mvns	r3, r3
 8001272:	b29b      	uxth	r3, r3
 8001274:	4013      	ands	r3, r2
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	819a      	strh	r2, [r3, #12]
  }
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop

08001288 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001298:	2300      	movs	r3, #0
 800129a:	81bb      	strh	r3, [r7, #12]
 800129c:	2300      	movs	r3, #0
 800129e:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	8a1b      	ldrh	r3, [r3, #16]
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	4013      	ands	r3, r2
 80012aa:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	899b      	ldrh	r3, [r3, #12]
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	4013      	ands	r3, r2
 80012b6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80012b8:	89bb      	ldrh	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <TIM_GetITStatus+0x42>
 80012be:	897b      	ldrh	r3, [r7, #10]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d002      	beq.n	80012ca <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e001      	b.n	80012ce <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	821a      	strh	r2, [r3, #16]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	; 0x28
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
 800130a:	2300      	movs	r3, #0
 800130c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	8a1b      	ldrh	r3, [r3, #16]
 800131a:	b29b      	uxth	r3, r3
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800131e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001320:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001324:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	88db      	ldrh	r3, [r3, #6]
 800132a:	461a      	mov	r2, r3
 800132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132e:	4313      	orrs	r3, r2
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001334:	b29a      	uxth	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	899b      	ldrh	r3, [r3, #12]
 800133e:	b29b      	uxth	r3, r3
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001344:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001348:	f023 030c 	bic.w	r3, r3, #12
 800134c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	889a      	ldrh	r2, [r3, #4]
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	891b      	ldrh	r3, [r3, #8]
 8001356:	4313      	orrs	r3, r2
 8001358:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800135e:	4313      	orrs	r3, r2
 8001360:	b29b      	uxth	r3, r3
 8001362:	461a      	mov	r2, r3
 8001364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001366:	4313      	orrs	r3, r2
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	b29a      	uxth	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	8a9b      	ldrh	r3, [r3, #20]
 8001376:	b29b      	uxth	r3, r3
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800137a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001380:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	899b      	ldrh	r3, [r3, #12]
 8001386:	461a      	mov	r2, r3
 8001388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138a:	4313      	orrs	r3, r2
 800138c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800138e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001390:	b29a      	uxth	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fd2a 	bl	8000df4 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a2e      	ldr	r2, [pc, #184]	; (800145c <USART_Init+0x160>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d102      	bne.n	80013ae <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	623b      	str	r3, [r7, #32]
 80013ac:	e001      	b.n	80013b2 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	899b      	ldrh	r3, [r3, #12]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	da0c      	bge.n	80013d8 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80013be:	6a3a      	ldr	r2, [r7, #32]
 80013c0:	4613      	mov	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	009a      	lsls	r2, r3, #2
 80013c8:	441a      	add	r2, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d4:	61fb      	str	r3, [r7, #28]
 80013d6:	e00b      	b.n	80013f0 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80013d8:	6a3a      	ldr	r2, [r7, #32]
 80013da:	4613      	mov	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	009a      	lsls	r2, r3, #2
 80013e2:	441a      	add	r2, r3
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ee:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	4a1b      	ldr	r2, [pc, #108]	; (8001460 <USART_Init+0x164>)
 80013f4:	fba2 2303 	umull	r2, r3, r2, r3
 80013f8:	095b      	lsrs	r3, r3, #5
 80013fa:	011b      	lsls	r3, r3, #4
 80013fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80013fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001400:	091b      	lsrs	r3, r3, #4
 8001402:	2264      	movs	r2, #100	; 0x64
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	69fa      	ldr	r2, [r7, #28]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	899b      	ldrh	r3, [r3, #12]
 8001412:	b29b      	uxth	r3, r3
 8001414:	b21b      	sxth	r3, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	da0c      	bge.n	8001434 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	00db      	lsls	r3, r3, #3
 800141e:	3332      	adds	r3, #50	; 0x32
 8001420:	4a0f      	ldr	r2, [pc, #60]	; (8001460 <USART_Init+0x164>)
 8001422:	fba2 2303 	umull	r2, r3, r2, r3
 8001426:	095b      	lsrs	r3, r3, #5
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800142e:	4313      	orrs	r3, r2
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
 8001432:	e00b      	b.n	800144c <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	011b      	lsls	r3, r3, #4
 8001438:	3332      	adds	r3, #50	; 0x32
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <USART_Init+0x164>)
 800143c:	fba2 2303 	umull	r2, r3, r2, r3
 8001440:	095b      	lsrs	r3, r3, #5
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001448:	4313      	orrs	r3, r2
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800144c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144e:	b29a      	uxth	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	811a      	strh	r2, [r3, #8]
}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	; 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40013800 	.word	0x40013800
 8001460:	51eb851f 	.word	0x51eb851f

08001464 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001470:	78fb      	ldrb	r3, [r7, #3]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d008      	beq.n	8001488 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	899b      	ldrh	r3, [r3, #12]
 800147a:	b29b      	uxth	r3, r3
 800147c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001480:	b29a      	uxth	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001486:	e007      	b.n	8001498 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	899b      	ldrh	r3, [r3, #12]
 800148c:	b29b      	uxth	r3, r3
 800148e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001492:	b29a      	uxth	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	819a      	strh	r2, [r3, #12]
  }
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop

080014a4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80014b0:	887b      	ldrh	r3, [r7, #2]
 80014b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	809a      	strh	r2, [r3, #4]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop

080014c8 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	889b      	ldrh	r3, [r3, #4]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014da:	b29b      	uxth	r3, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop

080014e8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	807b      	strh	r3, [r7, #2]
 80014f4:	4613      	mov	r3, r2
 80014f6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	095b      	lsrs	r3, r3, #5
 8001512:	b2db      	uxtb	r3, r3
 8001514:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	f003 031f 	and.w	r3, r3, #31
 800151c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800151e:	2201      	movs	r2, #1
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d103      	bne.n	8001536 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	330c      	adds	r3, #12
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e009      	b.n	800154a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d103      	bne.n	8001544 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	3310      	adds	r3, #16
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e002      	b.n	800154a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	3314      	adds	r3, #20
 8001548:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800154a:	787b      	ldrb	r3, [r7, #1]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d006      	beq.n	800155e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	6811      	ldr	r1, [r2, #0]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	430a      	orrs	r2, r1
 800155a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800155c:	e006      	b.n	800156c <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	6811      	ldr	r1, [r2, #0]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	43d2      	mvns	r2, r2
 8001568:	400a      	ands	r2, r1
 800156a:	601a      	str	r2, [r3, #0]
  }
}
 800156c:	bf00      	nop
 800156e:	371c      	adds	r7, #28
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop

08001578 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	b29a      	uxth	r2, r3
 800158e:	887b      	ldrh	r3, [r7, #2]
 8001590:	4013      	ands	r3, r2
 8001592:	b29b      	uxth	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001598:	2301      	movs	r3, #1
 800159a:	73fb      	strb	r3, [r7, #15]
 800159c:	e001      	b.n	80015a2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop

080015b0 <USART_ClearFlag>:
  * @note TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	460b      	mov	r3, r1
 80015ba:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 80015bc:	887b      	ldrh	r3, [r7, #2]
 80015be:	43db      	mvns	r3, r3
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	801a      	strh	r2, [r3, #0]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <Timer9_Config>:
uint8_t tim9_enable=0;

extern float period_Speed;
extern uint16_t start_periodSpeed;

void Timer9_Config(int period){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	RCC_GetClocksFreq(&RCC_Clocks);
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <Timer9_Config+0x40>)
 80015da:	f7ff fc0b 	bl	8000df4 <RCC_GetClocksFreq>
	TIM_9_TimeBaseStructure.TIM_Period = period - 1;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	3b01      	subs	r3, #1
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <Timer9_Config+0x44>)
 80015e6:	605a      	str	r2, [r3, #4]
	TIM_9_TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.PCLK2_Frequency/1000000) - 1;
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <Timer9_Config+0x40>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <Timer9_Config+0x48>)
 80015ee:	fba2 2303 	umull	r2, r3, r2, r3
 80015f2:	0c9b      	lsrs	r3, r3, #18
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	3b01      	subs	r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <Timer9_Config+0x44>)
 80015fc:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseInit(TIM9, &TIM_9_TimeBaseStructure);
 80015fe:	4905      	ldr	r1, [pc, #20]	; (8001614 <Timer9_Config+0x44>)
 8001600:	4806      	ldr	r0, [pc, #24]	; (800161c <Timer9_Config+0x4c>)
 8001602:	f7ff fdab 	bl	800115c <TIM_TimeBaseInit>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	2000008c 	.word	0x2000008c
 8001614:	20000080 	.word	0x20000080
 8001618:	431bde83 	.word	0x431bde83
 800161c:	40010800 	.word	0x40010800

08001620 <Timer9_Disable>:

void Timer9_Disable(void){
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	EnableDisable(0);// Disable
 8001624:	2000      	movs	r0, #0
 8001626:	f000 f913 	bl	8001850 <EnableDisable>
	TIM_Cmd(TIM9, DISABLE);
 800162a:	2100      	movs	r1, #0
 800162c:	4806      	ldr	r0, [pc, #24]	; (8001648 <Timer9_Disable+0x28>)
 800162e:	f7ff fde7 	bl	8001200 <TIM_Cmd>
	TIM_ITConfig(TIM9, TIM_IT_Update, DISABLE);
 8001632:	2200      	movs	r2, #0
 8001634:	2101      	movs	r1, #1
 8001636:	4804      	ldr	r0, [pc, #16]	; (8001648 <Timer9_Disable+0x28>)
 8001638:	f7ff fe02 	bl	8001240 <TIM_ITConfig>
	tim9_enable = 0;
 800163c:	4b03      	ldr	r3, [pc, #12]	; (800164c <Timer9_Disable+0x2c>)
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40010800 	.word	0x40010800
 800164c:	20000044 	.word	0x20000044

08001650 <Timer9_Enable>:

void Timer9_Enable(void){
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	period_Speed = start_periodSpeed;
 8001654:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <Timer9_Enable+0x38>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff f825 	bl	80006a8 <__aeabi_ui2f>
 800165e:	4602      	mov	r2, r0
 8001660:	4b0a      	ldr	r3, [pc, #40]	; (800168c <Timer9_Enable+0x3c>)
 8001662:	601a      	str	r2, [r3, #0]
	EnableDisable(1);// Enable
 8001664:	2001      	movs	r0, #1
 8001666:	f000 f8f3 	bl	8001850 <EnableDisable>
	TIM_Cmd(TIM9, ENABLE);
 800166a:	2101      	movs	r1, #1
 800166c:	4808      	ldr	r0, [pc, #32]	; (8001690 <Timer9_Enable+0x40>)
 800166e:	f7ff fdc7 	bl	8001200 <TIM_Cmd>
	TIM_ITConfig(TIM9, TIM_IT_Update, ENABLE);
 8001672:	2201      	movs	r2, #1
 8001674:	2101      	movs	r1, #1
 8001676:	4806      	ldr	r0, [pc, #24]	; (8001690 <Timer9_Enable+0x40>)
 8001678:	f7ff fde2 	bl	8001240 <TIM_ITConfig>
	tim9_enable = 1;
 800167c:	4b05      	ldr	r3, [pc, #20]	; (8001694 <Timer9_Enable+0x44>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000024 	.word	0x20000024
 800168c:	2000001c 	.word	0x2000001c
 8001690:	40010800 	.word	0x40010800
 8001694:	20000044 	.word	0x20000044

08001698 <Timer9_Initialize>:


void Timer9_Initialize(int period){
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

	RCC_GetClocksFreq(&RCC_Clocks);
 80016a0:	481d      	ldr	r0, [pc, #116]	; (8001718 <Timer9_Initialize+0x80>)
 80016a2:	f7ff fba7 	bl	8000df4 <RCC_GetClocksFreq>

	/* TIM9 clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 80016a6:	2101      	movs	r1, #1
 80016a8:	2004      	movs	r0, #4
 80016aa:	f7ff fc9b 	bl	8000fe4 <RCC_APB2PeriphClockCmd>
	/* Time base configuration */
	TIM_9_TimeBaseStructure.TIM_Period = period - 1;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3b01      	subs	r3, #1
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b19      	ldr	r3, [pc, #100]	; (800171c <Timer9_Initialize+0x84>)
 80016b6:	605a      	str	r2, [r3, #4]
	TIM_9_TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.PCLK2_Frequency/1000000) - 1;
 80016b8:	4b17      	ldr	r3, [pc, #92]	; (8001718 <Timer9_Initialize+0x80>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	4a18      	ldr	r2, [pc, #96]	; (8001720 <Timer9_Initialize+0x88>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	0c9b      	lsrs	r3, r3, #18
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	3b01      	subs	r3, #1
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	4b14      	ldr	r3, [pc, #80]	; (800171c <Timer9_Initialize+0x84>)
 80016cc:	801a      	strh	r2, [r3, #0]
	TIM_9_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80016ce:	4b13      	ldr	r3, [pc, #76]	; (800171c <Timer9_Initialize+0x84>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	811a      	strh	r2, [r3, #8]
	TIM_9_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <Timer9_Initialize+0x84>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM9, &TIM_9_TimeBaseStructure);
 80016da:	4910      	ldr	r1, [pc, #64]	; (800171c <Timer9_Initialize+0x84>)
 80016dc:	4811      	ldr	r0, [pc, #68]	; (8001724 <Timer9_Initialize+0x8c>)
 80016de:	f7ff fd3d 	bl	800115c <TIM_TimeBaseInit>
	TIM_Cmd(TIM9, ENABLE);
 80016e2:	2101      	movs	r1, #1
 80016e4:	480f      	ldr	r0, [pc, #60]	; (8001724 <Timer9_Initialize+0x8c>)
 80016e6:	f7ff fd8b 	bl	8001200 <TIM_Cmd>
	TIM_ITConfig(TIM9, TIM_IT_Update, ENABLE);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2101      	movs	r1, #1
 80016ee:	480d      	ldr	r0, [pc, #52]	; (8001724 <Timer9_Initialize+0x8c>)
 80016f0:	f7ff fda6 	bl	8001240 <TIM_ITConfig>

	NVIC_InitTypeDef nvicStructure;
	nvicStructure.NVIC_IRQChannel = TIM9_IRQn;
 80016f4:	2319      	movs	r3, #25
 80016f6:	733b      	strb	r3, [r7, #12]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	737b      	strb	r3, [r7, #13]
	nvicStructure.NVIC_IRQChannelSubPriority = 1;
 80016fc:	2301      	movs	r3, #1
 80016fe:	73bb      	strb	r3, [r7, #14]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8001700:	2301      	movs	r3, #1
 8001702:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvicStructure);
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff f9cd 	bl	8000aa8 <NVIC_Init>

}
 800170e:	bf00      	nop
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	2000008c 	.word	0x2000008c
 800171c:	20000080 	.word	0x20000080
 8001720:	431bde83 	.word	0x431bde83
 8001724:	40010800 	.word	0x40010800

08001728 <initPWM1_Pin>:

void initPWM1_Pin(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 800172e:	2101      	movs	r1, #1
 8001730:	2004      	movs	r0, #4
 8001732:	f7ff fc39 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001736:	2300      	movs	r3, #0
 8001738:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800173a:	2303      	movs	r3, #3
 800173c:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001746:	2301      	movs	r3, #1
 8001748:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800174a:	463b      	mov	r3, r7
 800174c:	4619      	mov	r1, r3
 800174e:	4803      	ldr	r0, [pc, #12]	; (800175c <initPWM1_Pin+0x34>)
 8001750:	f7ff fa0a 	bl	8000b68 <GPIO_Init>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40020800 	.word	0x40020800

08001760 <spi_set_current>:
#include "stdio.h"
#include "main.h"


void spi_set_current(uint8_t current)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
	EnableDisable(0);// Disable
 800176a:	2000      	movs	r0, #0
 800176c:	f000 f870 	bl	8001850 <EnableDisable>
	//WriteSPI1(0x09, 0b00000101);//adresa,data, Nastavenie prudu Tval:5x31.25mA
	WriteSPI1(0x09, current);//adresa,data, Nastavenie prudu Tval:5x31.25mA
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	4619      	mov	r1, r3
 8001774:	2009      	movs	r0, #9
 8001776:	f000 f823 	bl	80017c0 <WriteSPI1>
	EnableDisable(1);// Enable
 800177a:	2001      	movs	r0, #1
 800177c:	f000 f868 	bl	8001850 <EnableDisable>
}
 8001780:	bf00      	nop
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <spi_set_step_mode>:

void spi_set_step_mode(uint8_t step_mode)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	EnableDisable(0);// Disable
 8001792:	2000      	movs	r0, #0
 8001794:	f000 f85c 	bl	8001850 <EnableDisable>
	WriteSPI1(0x16, 0b10001000 | (step_mode & 0b111));//Step mode el pos: 7(000), step mode: full(000)
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	f063 0377 	orn	r3, r3, #119	; 0x77
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	4619      	mov	r1, r3
 80017ac:	2016      	movs	r0, #22
 80017ae:	f000 f807 	bl	80017c0 <WriteSPI1>
	EnableDisable(1);// Enable
 80017b2:	2001      	movs	r0, #1
 80017b4:	f000 f84c 	bl	8001850 <EnableDisable>
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <WriteSPI1>:

uint8_t  WriteSPI1(uint8_t  txAddr, uint8_t  txData)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	460a      	mov	r2, r1
 80017ca:	71fb      	strb	r3, [r7, #7]
 80017cc:	4613      	mov	r3, r2
 80017ce:	71bb      	strb	r3, [r7, #6]

 uint8_t rxData;

 device_Select();
 80017d0:	f000 f86c 	bl	80018ac <device_Select>

 SPI1->DR = txAddr;
 80017d4:	4b1d      	ldr	r3, [pc, #116]	; (800184c <WriteSPI1+0x8c>)
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	b292      	uxth	r2, r2
 80017da:	819a      	strh	r2, [r3, #12]
 // wait until TXE = 1
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 80017dc:	bf00      	nop
 80017de:	2102      	movs	r1, #2
 80017e0:	481a      	ldr	r0, [pc, #104]	; (800184c <WriteSPI1+0x8c>)
 80017e2:	f7ff fc9f 	bl	8001124 <SPI_I2S_GetFlagStatus>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d1f8      	bne.n	80017de <WriteSPI1+0x1e>
 // wait until RXNE = 1
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 80017ec:	bf00      	nop
 80017ee:	2101      	movs	r1, #1
 80017f0:	4816      	ldr	r0, [pc, #88]	; (800184c <WriteSPI1+0x8c>)
 80017f2:	f7ff fc97 	bl	8001124 <SPI_I2S_GetFlagStatus>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d1f8      	bne.n	80017ee <WriteSPI1+0x2e>
 // read the rx buff to clear the RXNE flag (garbage)
 rxData = SPI1->DR;
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <WriteSPI1+0x8c>)
 80017fe:	899b      	ldrh	r3, [r3, #12]
 8001800:	b29b      	uxth	r3, r3
 8001802:	73fb      	strb	r3, [r7, #15]

 device_Unselect();
 8001804:	f000 f85e 	bl	80018c4 <device_Unselect>
 //Delay(0);
 device_Select();
 8001808:	f000 f850 	bl	80018ac <device_Select>

 SPI1->DR = txData;
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <WriteSPI1+0x8c>)
 800180e:	79ba      	ldrb	r2, [r7, #6]
 8001810:	b292      	uxth	r2, r2
 8001812:	819a      	strh	r2, [r3, #12]
 // wait until TXE = 1
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8001814:	bf00      	nop
 8001816:	2102      	movs	r1, #2
 8001818:	480c      	ldr	r0, [pc, #48]	; (800184c <WriteSPI1+0x8c>)
 800181a:	f7ff fc83 	bl	8001124 <SPI_I2S_GetFlagStatus>
 800181e:	4603      	mov	r3, r0
 8001820:	2b01      	cmp	r3, #1
 8001822:	d1f8      	bne.n	8001816 <WriteSPI1+0x56>
 // wait until RXNE = 1
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8001824:	bf00      	nop
 8001826:	2101      	movs	r1, #1
 8001828:	4808      	ldr	r0, [pc, #32]	; (800184c <WriteSPI1+0x8c>)
 800182a:	f7ff fc7b 	bl	8001124 <SPI_I2S_GetFlagStatus>
 800182e:	4603      	mov	r3, r0
 8001830:	2b01      	cmp	r3, #1
 8001832:	d1f8      	bne.n	8001826 <WriteSPI1+0x66>
 // read the rx buff to clear the RXNE flag (garbage)
 rxData = SPI1->DR;
 8001834:	4b05      	ldr	r3, [pc, #20]	; (800184c <WriteSPI1+0x8c>)
 8001836:	899b      	ldrh	r3, [r3, #12]
 8001838:	b29b      	uxth	r3, r3
 800183a:	73fb      	strb	r3, [r7, #15]

 device_Unselect();
 800183c:	f000 f842 	bl	80018c4 <device_Unselect>
 //Delay(0);

 return rxData;
 8001840:	7bfb      	ldrb	r3, [r7, #15]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40013000 	.word	0x40013000

08001850 <EnableDisable>:

 return rxData;
}

uint8_t EnableDisable(int state)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

 uint16_t  rxData;
 uint16_t  txData;

 if(state == 1){
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d102      	bne.n	8001864 <EnableDisable+0x14>
  txData = 0b10111000;//enable
 800185e:	23b8      	movs	r3, #184	; 0xb8
 8001860:	81fb      	strh	r3, [r7, #14]
 8001862:	e001      	b.n	8001868 <EnableDisable+0x18>
 }else{
  txData = 0b10101000;//disable
 8001864:	23a8      	movs	r3, #168	; 0xa8
 8001866:	81fb      	strh	r3, [r7, #14]
 }

 device_Select();
 8001868:	f000 f820 	bl	80018ac <device_Select>


 SPI1->DR = txData;
 800186c:	4a0e      	ldr	r2, [pc, #56]	; (80018a8 <EnableDisable+0x58>)
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	8193      	strh	r3, [r2, #12]
 //wait until TXE = 1;
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8001872:	bf00      	nop
 8001874:	2102      	movs	r1, #2
 8001876:	480c      	ldr	r0, [pc, #48]	; (80018a8 <EnableDisable+0x58>)
 8001878:	f7ff fc54 	bl	8001124 <SPI_I2S_GetFlagStatus>
 800187c:	4603      	mov	r3, r0
 800187e:	2b01      	cmp	r3, #1
 8001880:	d1f8      	bne.n	8001874 <EnableDisable+0x24>
 //wait until RXNE = 1
 while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8001882:	bf00      	nop
 8001884:	2101      	movs	r1, #1
 8001886:	4808      	ldr	r0, [pc, #32]	; (80018a8 <EnableDisable+0x58>)
 8001888:	f7ff fc4c 	bl	8001124 <SPI_I2S_GetFlagStatus>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	d1f8      	bne.n	8001884 <EnableDisable+0x34>
 //read the rx buff to clear the RXNE flag (garbage)
 rxData = SPI1->DR;
 8001892:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <EnableDisable+0x58>)
 8001894:	899b      	ldrh	r3, [r3, #12]
 8001896:	81bb      	strh	r3, [r7, #12]

 device_Unselect();
 8001898:	f000 f814 	bl	80018c4 <device_Unselect>
 //Delay(0);

 return rxData;
 800189c:	89bb      	ldrh	r3, [r7, #12]
 800189e:	b2db      	uxtb	r3, r3
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40013000 	.word	0x40013000

080018ac <device_Select>:


void device_Select(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
	GPIOB->BSRRH = GPIO_Pin_6;
 80018b0:	4b03      	ldr	r3, [pc, #12]	; (80018c0 <device_Select+0x14>)
 80018b2:	2240      	movs	r2, #64	; 0x40
 80018b4:	835a      	strh	r2, [r3, #26]
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40020400 	.word	0x40020400

080018c4 <device_Unselect>:

void device_Unselect(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
	GPIOB->BSRRL = GPIO_Pin_6;
 80018c8:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <device_Unselect+0x14>)
 80018ca:	2240      	movs	r2, #64	; 0x40
 80018cc:	831a      	strh	r2, [r3, #24]
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	40020400 	.word	0x40020400

080018dc <initSPI1>:

void initSPI1(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 80018e2:	2101      	movs	r1, #1
 80018e4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80018e8:	f7ff fb7c 	bl	8000fe4 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80018ec:	2101      	movs	r1, #1
 80018ee:	2001      	movs	r0, #1
 80018f0:	f7ff fb5a 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80018f4:	2302      	movs	r3, #2
 80018f6:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80018f8:	2300      	movs	r3, #0
 80018fa:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80018fc:	2303      	movs	r3, #3
 80018fe:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	77fb      	strb	r3, [r7, #31]
	//PA5 - SPI1_SCK
	//PA6 - SPI1_MISO
	//PA7 - SPI1_MOSI
	//PA4 - SPI1_NSS (SPI1_CS)

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 8001904:	23e0      	movs	r3, #224	; 0xe0
 8001906:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001908:	f107 0318 	add.w	r3, r7, #24
 800190c:	4619      	mov	r1, r3
 800190e:	4819      	ldr	r0, [pc, #100]	; (8001974 <initSPI1+0x98>)
 8001910:	f7ff f92a 	bl	8000b68 <GPIO_Init>

	//GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_SPI1);
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 8001914:	2205      	movs	r2, #5
 8001916:	2105      	movs	r1, #5
 8001918:	4816      	ldr	r0, [pc, #88]	; (8001974 <initSPI1+0x98>)
 800191a:	f7ff fa23 	bl	8000d64 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 800191e:	2205      	movs	r2, #5
 8001920:	2106      	movs	r1, #6
 8001922:	4814      	ldr	r0, [pc, #80]	; (8001974 <initSPI1+0x98>)
 8001924:	f7ff fa1e 	bl	8000d64 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8001928:	2205      	movs	r2, #5
 800192a:	2107      	movs	r1, #7
 800192c:	4811      	ldr	r0, [pc, #68]	; (8001974 <initSPI1+0x98>)
 800192e:	f7ff fa19 	bl	8000d64 <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8001932:	2320      	movs	r3, #32
 8001934:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001936:	2300      	movs	r3, #0
 8001938:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 800193a:	2301      	movs	r3, #1
 800193c:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800193e:	2302      	movs	r3, #2
 8001940:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8001942:	2301      	movs	r3, #1
 8001944:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001946:	2300      	movs	r3, #0
 8001948:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800194a:	2300      	movs	r3, #0
 800194c:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800194e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001952:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001954:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001958:	80fb      	strh	r3, [r7, #6]


	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	4619      	mov	r1, r3
 800195e:	4806      	ldr	r0, [pc, #24]	; (8001978 <initSPI1+0x9c>)
 8001960:	f7ff fb7c 	bl	800105c <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 8001964:	2101      	movs	r1, #1
 8001966:	4804      	ldr	r0, [pc, #16]	; (8001978 <initSPI1+0x9c>)
 8001968:	f7ff fbbc 	bl	80010e4 <SPI_Cmd>
}
 800196c:	bf00      	nop
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40020000 	.word	0x40020000
 8001978:	40013000 	.word	0x40013000

0800197c <initCS_Pin>:

void initCS_Pin(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8001982:	2101      	movs	r1, #1
 8001984:	2002      	movs	r0, #2
 8001986:	f7ff fb0f 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800198a:	2300      	movs	r3, #0
 800198c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800198e:	2303      	movs	r3, #3
 8001990:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8001996:	2340      	movs	r3, #64	; 0x40
 8001998:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800199a:	2301      	movs	r3, #1
 800199c:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	4803      	ldr	r0, [pc, #12]	; (80019b0 <initCS_Pin+0x34>)
 80019a4:	f7ff f8e0 	bl	8000b68 <GPIO_Init>
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40020400 	.word	0x40020400

080019b4 <UART3_init>:




void UART3_init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
  USART_InitTypeDef USART_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIO clock */       //turning on the needed peripherals
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80019ba:	2101      	movs	r1, #1
 80019bc:	2002      	movs	r0, #2
 80019be:	f7ff faf3 	bl	8000fa8 <RCC_AHBPeriphClockCmd>
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80019c2:	2101      	movs	r1, #1
 80019c4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80019c8:	f7ff fb2a 	bl	8001020 <RCC_APB1PeriphClockCmd>

  //choosing peripherals for selected pins
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3);
 80019cc:	2207      	movs	r2, #7
 80019ce:	210a      	movs	r1, #10
 80019d0:	4824      	ldr	r0, [pc, #144]	; (8001a64 <UART3_init+0xb0>)
 80019d2:	f7ff f9c7 	bl	8000d64 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3);
 80019d6:	2207      	movs	r2, #7
 80019d8:	210b      	movs	r1, #11
 80019da:	4822      	ldr	r0, [pc, #136]	; (8001a64 <UART3_init+0xb0>)
 80019dc:	f7ff f9c2 	bl	8000d64 <GPIO_PinAFConfig>

   /* Configure USART Tx and Rx pins */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80019e0:	2302      	movs	r3, #2
 80019e2:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80019e4:	2303      	movs	r3, #3
 80019e6:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80019e8:	2300      	movs	r3, #0
 80019ea:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	72fb      	strb	r3, [r7, #11]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 80019f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019f4:	607b      	str	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	4619      	mov	r1, r3
 80019fa:	481a      	ldr	r0, [pc, #104]	; (8001a64 <UART3_init+0xb0>)
 80019fc:	f7ff f8b4 	bl	8000b68 <GPIO_Init>
  //usart configuration
  USART_InitStructure.USART_BaudRate = 9600;
 8001a00:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001a04:	613b      	str	r3, [r7, #16]
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001a06:	2300      	movs	r3, #0
 8001a08:	82bb      	strh	r3, [r7, #20]
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	82fb      	strh	r3, [r7, #22]
  USART_InitStructure.USART_Parity = USART_Parity_No;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	833b      	strh	r3, [r7, #24]
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001a12:	2300      	movs	r3, #0
 8001a14:	83bb      	strh	r3, [r7, #28]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001a16:	230c      	movs	r3, #12
 8001a18:	837b      	strh	r3, [r7, #26]
  USART_Init(USART3, &USART_InitStructure);
 8001a1a:	f107 0310 	add.w	r3, r7, #16
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4811      	ldr	r0, [pc, #68]	; (8001a68 <UART3_init+0xb4>)
 8001a22:	f7ff fc6b 	bl	80012fc <USART_Init>

   //configuring interrupts
  /* NVIC configuration */
  /* Configure the Priority Group to 2 bits */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8001a26:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001a2a:	f7ff f82b 	bl	8000a84 <NVIC_PriorityGroupConfig>

  /* Enable the USARTx Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8001a2e:	2327      	movs	r3, #39	; 0x27
 8001a30:	733b      	strb	r3, [r7, #12]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 14;
 8001a32:	230e      	movs	r3, #14
 8001a34:	737b      	strb	r3, [r7, #13]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	73bb      	strb	r3, [r7, #14]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
  NVIC_Init(&NVIC_InitStructure);
 8001a3e:	f107 030c 	add.w	r3, r7, #12
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff f830 	bl	8000aa8 <NVIC_Init>
  //choosing which event should cause interrupt

  USART_ITConfig(USART3, USART_IT_RXNE | USART_IT_TC, ENABLE);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f240 7127 	movw	r1, #1831	; 0x727
 8001a4e:	4806      	ldr	r0, [pc, #24]	; (8001a68 <UART3_init+0xb4>)
 8001a50:	f7ff fd4a 	bl	80014e8 <USART_ITConfig>
  /* Enable USART */
  USART_Cmd(USART3, ENABLE);
 8001a54:	2101      	movs	r1, #1
 8001a56:	4804      	ldr	r0, [pc, #16]	; (8001a68 <UART3_init+0xb4>)
 8001a58:	f7ff fd04 	bl	8001464 <USART_Cmd>
}
 8001a5c:	bf00      	nop
 8001a5e:	3720      	adds	r7, #32
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40020400 	.word	0x40020400
 8001a68:	40004800 	.word	0x40004800

08001a6c <USART3_IRQHandler>:


void USART3_IRQHandler(void)
{
 8001a6c:	b598      	push	{r3, r4, r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	if(USART_GetFlagStatus(USART3, USART_FLAG_RXNE) != RESET)
 8001a70:	2120      	movs	r1, #32
 8001a72:	4820      	ldr	r0, [pc, #128]	; (8001af4 <USART3_IRQHandler+0x88>)
 8001a74:	f7ff fd80 	bl	8001578 <USART_GetFlagStatus>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d01d      	beq.n	8001aba <USART3_IRQHandler+0x4e>
	{
		USART_ClearFlag(USART3, USART_FLAG_RXNE);
 8001a7e:	2120      	movs	r1, #32
 8001a80:	481c      	ldr	r0, [pc, #112]	; (8001af4 <USART3_IRQHandler+0x88>)
 8001a82:	f7ff fd95 	bl	80015b0 <USART_ClearFlag>
		received_data[i] = USART_ReceiveData(USART3);
 8001a86:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <USART3_IRQHandler+0x8c>)
 8001a88:	681c      	ldr	r4, [r3, #0]
 8001a8a:	481a      	ldr	r0, [pc, #104]	; (8001af4 <USART3_IRQHandler+0x88>)
 8001a8c:	f7ff fd1c 	bl	80014c8 <USART_ReceiveData>
 8001a90:	4603      	mov	r3, r0
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <USART3_IRQHandler+0x90>)
 8001a96:	551a      	strb	r2, [r3, r4]
		if(i==6)
 8001a98:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <USART3_IRQHandler+0x8c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b06      	cmp	r3, #6
 8001a9e:	d107      	bne.n	8001ab0 <USART3_IRQHandler+0x44>
		{
			i=0;
 8001aa0:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <USART3_IRQHandler+0x8c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
			parse_recv_data();
 8001aa6:	f000 f881 	bl	8001bac <parse_recv_data>
			set_recv_data();
 8001aaa:	f000 fc65 	bl	8002378 <set_recv_data>
 8001aae:	e004      	b.n	8001aba <USART3_IRQHandler+0x4e>
		}
		else
		{
			i++;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <USART3_IRQHandler+0x8c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	4a10      	ldr	r2, [pc, #64]	; (8001af8 <USART3_IRQHandler+0x8c>)
 8001ab8:	6013      	str	r3, [r2, #0]
		}
	}

	j++;
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <USART3_IRQHandler+0x94>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	4a0f      	ldr	r2, [pc, #60]	; (8001b00 <USART3_IRQHandler+0x94>)
 8001ac2:	6013      	str	r3, [r2, #0]
	if(j >= 10000)
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <USART3_IRQHandler+0x94>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f242 720f 	movw	r2, #9999	; 0x270f
 8001acc:	4293      	cmp	r3, r2
 8001ace:	dd0f      	ble.n	8001af0 <USART3_IRQHandler+0x84>
	{
		j=0;
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <USART3_IRQHandler+0x94>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]


			if((USART_GetFlagStatus(USART3, USART_FLAG_TC) != RESET) )
 8001ad6:	2140      	movs	r1, #64	; 0x40
 8001ad8:	4806      	ldr	r0, [pc, #24]	; (8001af4 <USART3_IRQHandler+0x88>)
 8001ada:	f7ff fd4d 	bl	8001578 <USART_GetFlagStatus>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <USART3_IRQHandler+0x84>
			{
				//if(start_sending)
				{
					send_data();
 8001ae4:	f000 f80e 	bl	8001b04 <send_data>
				}
				USART_ClearFlag(USART3, USART_FLAG_TC);
 8001ae8:	2140      	movs	r1, #64	; 0x40
 8001aea:	4802      	ldr	r0, [pc, #8]	; (8001af4 <USART3_IRQHandler+0x88>)
 8001aec:	f7ff fd60 	bl	80015b0 <USART_ClearFlag>
			}


	}

}
 8001af0:	bf00      	nop
 8001af2:	bd98      	pop	{r3, r4, r7, pc}
 8001af4:	40004800 	.word	0x40004800
 8001af8:	20000048 	.word	0x20000048
 8001afc:	200000a0 	.word	0x200000a0
 8001b00:	2000004c 	.word	0x2000004c

08001b04 <send_data>:

void send_data(void)
{
 8001b04:	b598      	push	{r3, r4, r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	if(k == 0)
 8001b08:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <send_data+0x90>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d107      	bne.n	8001b20 <send_data+0x1c>
	{
		USART_SendData(USART3, 0xFF);
 8001b10:	21ff      	movs	r1, #255	; 0xff
 8001b12:	4821      	ldr	r0, [pc, #132]	; (8001b98 <send_data+0x94>)
 8001b14:	f7ff fcc6 	bl	80014a4 <USART_SendData>
		k=1;
 8001b18:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <send_data+0x90>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
	else
	{
		USART_SendData(USART3, (uhol>>8) & 0xFF); // druhch 8 bitov dt
		k=0;
	}
}
 8001b1e:	e037      	b.n	8001b90 <send_data+0x8c>
	if(k == 0)
	{
		USART_SendData(USART3, 0xFF);
		k=1;
	}
	else if(k == 1)
 8001b20:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <send_data+0x90>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d128      	bne.n	8001b7a <send_data+0x76>
	{
		uhol = (float)Steps/MaxSteps*36000; //1=100
 8001b28:	4b1c      	ldr	r3, [pc, #112]	; (8001b9c <send_data+0x98>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fdbf 	bl	80006b0 <__aeabi_i2f>
 8001b32:	4604      	mov	r4, r0
 8001b34:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <send_data+0x9c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fdb9 	bl	80006b0 <__aeabi_i2f>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4619      	mov	r1, r3
 8001b42:	4620      	mov	r0, r4
 8001b44:	f7fe febc 	bl	80008c0 <__aeabi_fdiv>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	4916      	ldr	r1, [pc, #88]	; (8001ba4 <send_data+0xa0>)
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe fe03 	bl	8000758 <__aeabi_fmul>
 8001b52:	4603      	mov	r3, r0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe ff75 	bl	8000a44 <__aeabi_f2uiz>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <send_data+0xa4>)
 8001b60:	801a      	strh	r2, [r3, #0]
		USART_SendData(USART3, uhol & 0xFF); //prvch 8 bitov dt
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <send_data+0xa4>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	480a      	ldr	r0, [pc, #40]	; (8001b98 <send_data+0x94>)
 8001b6e:	f7ff fc99 	bl	80014a4 <USART_SendData>
		k=2;
 8001b72:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <send_data+0x90>)
 8001b74:	2202      	movs	r2, #2
 8001b76:	701a      	strb	r2, [r3, #0]
	else
	{
		USART_SendData(USART3, (uhol>>8) & 0xFF); // druhch 8 bitov dt
		k=0;
	}
}
 8001b78:	e00a      	b.n	8001b90 <send_data+0x8c>
		USART_SendData(USART3, uhol & 0xFF); //prvch 8 bitov dt
		k=2;
	}
	else
	{
		USART_SendData(USART3, (uhol>>8) & 0xFF); // druhch 8 bitov dt
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <send_data+0xa4>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4619      	mov	r1, r3
 8001b84:	4804      	ldr	r0, [pc, #16]	; (8001b98 <send_data+0x94>)
 8001b86:	f7ff fc8d 	bl	80014a4 <USART_SendData>
		k=0;
 8001b8a:	4b02      	ldr	r3, [pc, #8]	; (8001b94 <send_data+0x90>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
	}
}
 8001b90:	bf00      	nop
 8001b92:	bd98      	pop	{r3, r4, r7, pc}
 8001b94:	20000050 	.word	0x20000050
 8001b98:	40004800 	.word	0x40004800
 8001b9c:	2000006c 	.word	0x2000006c
 8001ba0:	20000068 	.word	0x20000068
 8001ba4:	470ca000 	.word	0x470ca000
 8001ba8:	2000009c 	.word	0x2000009c

08001bac <parse_recv_data>:

void parse_recv_data(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
	if(received_data[0] == 1)// manual md
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <parse_recv_data+0xc4>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d120      	bne.n	8001bfa <parse_recv_data+0x4e>
	{
		recv_mode = 0;
 8001bb8:	4b2e      	ldr	r3, [pc, #184]	; (8001c74 <parse_recv_data+0xc8>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	801a      	strh	r2, [r3, #0]
		recv_speed = received_data[1];
 8001bbe:	4b2c      	ldr	r3, [pc, #176]	; (8001c70 <parse_recv_data+0xc4>)
 8001bc0:	785b      	ldrb	r3, [r3, #1]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	4b2c      	ldr	r3, [pc, #176]	; (8001c78 <parse_recv_data+0xcc>)
 8001bc6:	801a      	strh	r2, [r3, #0]
		recv_angle = (float)(received_data[2]+ ((received_data[3]<<8)&0xFF00))/100;
 8001bc8:	4b29      	ldr	r3, [pc, #164]	; (8001c70 <parse_recv_data+0xc4>)
 8001bca:	789b      	ldrb	r3, [r3, #2]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <parse_recv_data+0xc4>)
 8001bd0:	78db      	ldrb	r3, [r3, #3]
 8001bd2:	021b      	lsls	r3, r3, #8
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fd69 	bl	80006b0 <__aeabi_i2f>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4926      	ldr	r1, [pc, #152]	; (8001c7c <parse_recv_data+0xd0>)
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fe6c 	bl	80008c0 <__aeabi_fdiv>
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <parse_recv_data+0xd4>)
 8001bee:	601a      	str	r2, [r3, #0]
		recv_stepping = received_data[4];
 8001bf0:	4b1f      	ldr	r3, [pc, #124]	; (8001c70 <parse_recv_data+0xc4>)
 8001bf2:	791b      	ldrb	r3, [r3, #4]
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	4b23      	ldr	r3, [pc, #140]	; (8001c84 <parse_recv_data+0xd8>)
 8001bf8:	801a      	strh	r2, [r3, #0]

	}
	if(received_data[0] == 2)//auto md
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <parse_recv_data+0xc4>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d134      	bne.n	8001c6c <parse_recv_data+0xc0>
	{
		recv_mode = 1;
 8001c02:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <parse_recv_data+0xc8>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	801a      	strh	r2, [r3, #0]
		recv_speed = received_data[1];
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <parse_recv_data+0xc4>)
 8001c0a:	785b      	ldrb	r3, [r3, #1]
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <parse_recv_data+0xcc>)
 8001c10:	801a      	strh	r2, [r3, #0]
		recv_start_angle = (float)(received_data[2]+ ((received_data[3]<<8)&0xFF00))/100;
 8001c12:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <parse_recv_data+0xc4>)
 8001c14:	789b      	ldrb	r3, [r3, #2]
 8001c16:	461a      	mov	r2, r3
 8001c18:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <parse_recv_data+0xc4>)
 8001c1a:	78db      	ldrb	r3, [r3, #3]
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	4413      	add	r3, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fd44 	bl	80006b0 <__aeabi_i2f>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	4914      	ldr	r1, [pc, #80]	; (8001c7c <parse_recv_data+0xd0>)
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fe47 	bl	80008c0 <__aeabi_fdiv>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <parse_recv_data+0xdc>)
 8001c38:	601a      	str	r2, [r3, #0]
		recv_stepping = received_data[4];
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <parse_recv_data+0xc4>)
 8001c3c:	791b      	ldrb	r3, [r3, #4]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <parse_recv_data+0xd8>)
 8001c42:	801a      	strh	r2, [r3, #0]
		recv_end_angle = (float)(received_data[5]+ ((received_data[6]<<8)&0xFF00))/100;
 8001c44:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <parse_recv_data+0xc4>)
 8001c46:	795b      	ldrb	r3, [r3, #5]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <parse_recv_data+0xc4>)
 8001c4c:	799b      	ldrb	r3, [r3, #6]
 8001c4e:	021b      	lsls	r3, r3, #8
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	4413      	add	r3, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fd2b 	bl	80006b0 <__aeabi_i2f>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4907      	ldr	r1, [pc, #28]	; (8001c7c <parse_recv_data+0xd0>)
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fe2e 	bl	80008c0 <__aeabi_fdiv>
 8001c64:	4603      	mov	r3, r0
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <parse_recv_data+0xe0>)
 8001c6a:	601a      	str	r2, [r3, #0]

	}

}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200000a0 	.word	0x200000a0
 8001c74:	20000064 	.word	0x20000064
 8001c78:	20000052 	.word	0x20000052
 8001c7c:	42c80000 	.word	0x42c80000
 8001c80:	20000054 	.word	0x20000054
 8001c84:	20000058 	.word	0x20000058
 8001c88:	2000005c 	.word	0x2000005c
 8001c8c:	20000060 	.word	0x20000060

08001c90 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
  int i = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
  SystemInit();
 8001c9a:	f000 fc75 	bl	8002588 <SystemInit>

  initSPI1();
 8001c9e:	f7ff fe1d 	bl	80018dc <initSPI1>

  initCS_Pin(); // chip select pin
 8001ca2:	f7ff fe6b 	bl	800197c <initCS_Pin>

  SensorPinInit();
 8001ca6:	f000 faf5 	bl	8002294 <SensorPinInit>

  initRST_Pin();
 8001caa:	f000 fb47 	bl	800233c <initRST_Pin>
  set_RST_Pin();
 8001cae:	f000 fb39 	bl	8002324 <set_RST_Pin>

  device_Unselect();
 8001cb2:	f7ff fe07 	bl	80018c4 <device_Unselect>

  spi_set_current(5);//Nastavenie prudu Tval:5x31.25mA
 8001cb6:	2005      	movs	r0, #5
 8001cb8:	f7ff fd52 	bl	8001760 <spi_set_current>
  spi_set_step_mode(krokovanie); // nastavenie step_mode
 8001cbc:	4b18      	ldr	r3, [pc, #96]	; (8001d20 <main+0x90>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff fd61 	bl	8001788 <spi_set_step_mode>

  MaxSteps = count_of_steps(krokovanie);
 8001cc6:	4b16      	ldr	r3, [pc, #88]	; (8001d20 <main+0x90>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 fa34 	bl	8002138 <count_of_steps>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <main+0x94>)
 8001cd4:	601a      	str	r2, [r3, #0]
  end_step = MaxSteps;
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <main+0x94>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <main+0x98>)
 8001cde:	801a      	strh	r2, [r3, #0]

  initDIR1_Pin();
 8001ce0:	f000 faba 	bl	8002258 <initDIR1_Pin>
  setDir(1);
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	f000 fb05 	bl	80022f4 <setDir>
  initPWM1_Pin();
 8001cea:	f7ff fd1d 	bl	8001728 <initPWM1_Pin>
  Timer9_Initialize(period_Speed); // us
 8001cee:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <main+0x9c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fe80 	bl	80009f8 <__aeabi_f2iz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fccc 	bl	8001698 <Timer9_Initialize>
  UART3_init();
 8001d00:	f7ff fe58 	bl	80019b4 <UART3_init>

  Auto = 1;
 8001d04:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <main+0xa0>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]


  /* Infinite loop */
  while (1)
  {
	  if(Auto && !tim9_enable)
 8001d0a:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <main+0xa0>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0fb      	beq.n	8001d0a <main+0x7a>
 8001d12:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <main+0xa4>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f7      	bne.n	8001d0a <main+0x7a>
	  {
		  Timer9_Enable();
 8001d1a:	f7ff fc99 	bl	8001650 <Timer9_Enable>
//		  }
//	  }

	  //rxData = ReadSPI1(0x09);
	  //rxData = ReadSPI1(0x16);
  }
 8001d1e:	e7f4      	b.n	8001d0a <main+0x7a>
 8001d20:	20000020 	.word	0x20000020
 8001d24:	20000068 	.word	0x20000068
 8001d28:	20000078 	.word	0x20000078
 8001d2c:	2000001c 	.word	0x2000001c
 8001d30:	20000021 	.word	0x20000021
 8001d34:	20000044 	.word	0x20000044

08001d38 <EasyStepper>:




// Spustanie funkcii v zavyslosti na zvolenom mode, tato funkcia zbieha v casovaci
void EasyStepper(){
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0

	GPIO_ToggleBits(GPIOC, GPIO_Pin_7);//PWM Generation
 8001d3c:	2180      	movs	r1, #128	; 0x80
 8001d3e:	480f      	ldr	r0, [pc, #60]	; (8001d7c <EasyStepper+0x44>)
 8001d40:	f7fe fffc 	bl	8000d3c <GPIO_ToggleBits>



	if(!Init){
 8001d44:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <EasyStepper+0x48>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <EasyStepper+0x18>
		Initialize();
 8001d4c:	f000 f81c 	bl	8001d88 <Initialize>
	}

	if(Auto == 1){
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <EasyStepper+0x4c>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d105      	bne.n	8001d64 <EasyStepper+0x2c>
		if(Init){
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <EasyStepper+0x48>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <EasyStepper+0x2c>
			StepsAuto();
 8001d60:	f000 f864 	bl	8001e2c <StepsAuto>
		}
	}

	if(Auto == 0){
 8001d64:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <EasyStepper+0x4c>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d105      	bne.n	8001d78 <EasyStepper+0x40>
		if(Init){
 8001d6c:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <EasyStepper+0x48>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <EasyStepper+0x40>
			StepsManual();
 8001d74:	f000 f8da 	bl	8001f2c <StepsManual>
		}
	}
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	20000074 	.word	0x20000074
 8001d84:	20000021 	.word	0x20000021

08001d88 <Initialize>:

// Spusti s alen raz a to na zaciatku, akonahle vrati funkcia Sensor hodnotu 1, motor je na 90 a to je pociatocna poloha
void Initialize(void){
 8001d88:	b598      	push	{r3, r4, r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	periodSpeedDecrement = 2*((float)(start_periodSpeed-end_periodSpeed)/(end_step-start_step));
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <Initialize+0x80>)
 8001d8e:	881b      	ldrh	r3, [r3, #0]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b1e      	ldr	r3, [pc, #120]	; (8001e0c <Initialize+0x84>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fc89 	bl	80006b0 <__aeabi_i2f>
 8001d9e:	4604      	mov	r4, r0
 8001da0:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <Initialize+0x88>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <Initialize+0x8c>)
 8001da8:	881b      	ldrh	r3, [r3, #0]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fc7f 	bl	80006b0 <__aeabi_i2f>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4619      	mov	r1, r3
 8001db6:	4620      	mov	r0, r4
 8001db8:	f7fe fd82 	bl	80008c0 <__aeabi_fdiv>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbc1 	bl	8000548 <__addsf3>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <Initialize+0x90>)
 8001dcc:	601a      	str	r2, [r3, #0]
	setDir(1); // Set any direction
 8001dce:	2001      	movs	r0, #1
 8001dd0:	f000 fa90 	bl	80022f4 <setDir>
	Finish = 0;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <Initialize+0x94>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]

	if(Sensor()){
 8001dda:	f000 fa79 	bl	80022d0 <Sensor>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00f      	beq.n	8001e04 <Initialize+0x7c>
		Init = 1;
 8001de4:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <Initialize+0x98>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
		Steps = MaxSteps/2; // 180
 8001dea:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <Initialize+0x9c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0fda      	lsrs	r2, r3, #31
 8001df0:	4413      	add	r3, r2
 8001df2:	105b      	asrs	r3, r3, #1
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <Initialize+0xa0>)
 8001df8:	601a      	str	r2, [r3, #0]
		Finish = 1;
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <Initialize+0x94>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
		Timer9_Disable();
 8001e00:	f7ff fc0e 	bl	8001620 <Timer9_Disable>
	}
}
 8001e04:	bf00      	nop
 8001e06:	bd98      	pop	{r3, r4, r7, pc}
 8001e08:	20000024 	.word	0x20000024
 8001e0c:	20000026 	.word	0x20000026
 8001e10:	20000078 	.word	0x20000078
 8001e14:	20000076 	.word	0x20000076
 8001e18:	2000007c 	.word	0x2000007c
 8001e1c:	200000a7 	.word	0x200000a7
 8001e20:	20000074 	.word	0x20000074
 8001e24:	20000068 	.word	0x20000068
 8001e28:	2000006c 	.word	0x2000006c

08001e2c <StepsAuto>:

// Automaticky mode, spusti sa ak je premenna Auto == 1
void StepsAuto(void){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	if(SetAngleFinished){
 8001e30:	4b36      	ldr	r3, [pc, #216]	; (8001f0c <StepsAuto+0xe0>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d065      	beq.n	8001f04 <StepsAuto+0xd8>
		if(GPIO_ReadOutputDataBit(GPIOA, GPIO_Pin_8))//direction
 8001e38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e3c:	4834      	ldr	r0, [pc, #208]	; (8001f10 <StepsAuto+0xe4>)
 8001e3e:	f7fe ff45 	bl	8000ccc <GPIO_ReadOutputDataBit>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <StepsAuto+0x28>
		{
			Steps--; // ACLKW
 8001e48:	4b32      	ldr	r3, [pc, #200]	; (8001f14 <StepsAuto+0xe8>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	4a31      	ldr	r2, [pc, #196]	; (8001f14 <StepsAuto+0xe8>)
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	e004      	b.n	8001e5e <StepsAuto+0x32>
		}else{
			Steps++; // CLKW
 8001e54:	4b2f      	ldr	r3, [pc, #188]	; (8001f14 <StepsAuto+0xe8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	4a2e      	ldr	r2, [pc, #184]	; (8001f14 <StepsAuto+0xe8>)
 8001e5c:	6013      	str	r3, [r2, #0]
		}

		if(Steps >= end_step){
 8001e5e:	4b2e      	ldr	r3, [pc, #184]	; (8001f18 <StepsAuto+0xec>)
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <StepsAuto+0xe8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	dc04      	bgt.n	8001e76 <StepsAuto+0x4a>
			GPIO_ToggleBits(GPIOA, GPIO_Pin_8);
 8001e6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e70:	4827      	ldr	r0, [pc, #156]	; (8001f10 <StepsAuto+0xe4>)
 8001e72:	f7fe ff63 	bl	8000d3c <GPIO_ToggleBits>
		}
		if(Steps == start_step){
 8001e76:	4b29      	ldr	r3, [pc, #164]	; (8001f1c <StepsAuto+0xf0>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4b25      	ldr	r3, [pc, #148]	; (8001f14 <StepsAuto+0xe8>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d104      	bne.n	8001e8e <StepsAuto+0x62>
			GPIO_ToggleBits(GPIOA, GPIO_Pin_8);
 8001e84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e88:	4821      	ldr	r0, [pc, #132]	; (8001f10 <StepsAuto+0xe4>)
 8001e8a:	f7fe ff57 	bl	8000d3c <GPIO_ToggleBits>
		}

		if(Steps >= end_step || Steps <= start_step){
 8001e8e:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <StepsAuto+0xec>)
 8001e90:	881b      	ldrh	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	4b1f      	ldr	r3, [pc, #124]	; (8001f14 <StepsAuto+0xe8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	dd06      	ble.n	8001eaa <StepsAuto+0x7e>
 8001e9c:	4b1f      	ldr	r3, [pc, #124]	; (8001f1c <StepsAuto+0xf0>)
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	; (8001f14 <StepsAuto+0xe8>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	db10      	blt.n	8001ecc <StepsAuto+0xa0>
			period_Speed=start_periodSpeed;
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <StepsAuto+0xf4>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe fbfa 	bl	80006a8 <__aeabi_ui2f>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	; (8001f24 <StepsAuto+0xf8>)
 8001eb8:	601a      	str	r2, [r3, #0]
			Timer9_Config(period_Speed);
 8001eba:	4b1a      	ldr	r3, [pc, #104]	; (8001f24 <StepsAuto+0xf8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fd9a 	bl	80009f8 <__aeabi_f2iz>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff fb82 	bl	80015d0 <Timer9_Config>

//		if(!(Steps%50)){
//			period_Speed -=1;
//			Timer9_Config(period_Speed);
//		}
		if(!(Steps%2)){
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <StepsAuto+0xe8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d117      	bne.n	8001f08 <StepsAuto+0xdc>
			period_Speed = period_Speed - periodSpeedDecrement;//(float)(1/2);
 8001ed8:	4b12      	ldr	r3, [pc, #72]	; (8001f24 <StepsAuto+0xf8>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <StepsAuto+0xfc>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	f7fe fb2e 	bl	8000544 <__aeabi_fsub>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <StepsAuto+0xf8>)
 8001eee:	601a      	str	r2, [r3, #0]
			Timer9_Config(period_Speed);
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <StepsAuto+0xf8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fd7f 	bl	80009f8 <__aeabi_f2iz>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fb67 	bl	80015d0 <Timer9_Config>
	else
	{
		SetCenterAuto();
	}

}
 8001f02:	e001      	b.n	8001f08 <StepsAuto+0xdc>
			Timer9_Config(period_Speed);
		}
	}
	else
	{
		SetCenterAuto();
 8001f04:	f000 f86c 	bl	8001fe0 <SetCenterAuto>
	}

}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000022 	.word	0x20000022
 8001f10:	40020000 	.word	0x40020000
 8001f14:	2000006c 	.word	0x2000006c
 8001f18:	20000078 	.word	0x20000078
 8001f1c:	20000076 	.word	0x20000076
 8001f20:	20000024 	.word	0x20000024
 8001f24:	2000001c 	.word	0x2000001c
 8001f28:	2000007c 	.word	0x2000007c

08001f2c <StepsManual>:

// manualny mod, ak jre premenna Auto == 0 tak funkcia otoci motor na zelanu poziciu ktoru nastavila funkcia SetAngle
void StepsManual(void){
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
	if(Init){
 8001f30:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <StepsManual+0x98>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d042      	beq.n	8001fbe <StepsManual+0x92>
		Finish = 0;
 8001f38:	4b23      	ldr	r3, [pc, #140]	; (8001fc8 <StepsManual+0x9c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	701a      	strb	r2, [r3, #0]
		if(GPIO_ReadOutputDataBit(GPIOA, GPIO_Pin_8)){
 8001f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f42:	4822      	ldr	r0, [pc, #136]	; (8001fcc <StepsManual+0xa0>)
 8001f44:	f7fe fec2 	bl	8000ccc <GPIO_ReadOutputDataBit>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d005      	beq.n	8001f5a <StepsManual+0x2e>
			Steps--; // ACLKW
 8001f4e:	4b20      	ldr	r3, [pc, #128]	; (8001fd0 <StepsManual+0xa4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	4a1e      	ldr	r2, [pc, #120]	; (8001fd0 <StepsManual+0xa4>)
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	e004      	b.n	8001f64 <StepsManual+0x38>
		}else{
			Steps++; // CLKW
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <StepsManual+0xa4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	4a1b      	ldr	r2, [pc, #108]	; (8001fd0 <StepsManual+0xa4>)
 8001f62:	6013      	str	r3, [r2, #0]
		}

		if(!(Steps%50)){
 8001f64:	4b1a      	ldr	r3, [pc, #104]	; (8001fd0 <StepsManual+0xa4>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	4b1a      	ldr	r3, [pc, #104]	; (8001fd4 <StepsManual+0xa8>)
 8001f6a:	fb83 1302 	smull	r1, r3, r3, r2
 8001f6e:	1119      	asrs	r1, r3, #4
 8001f70:	17d3      	asrs	r3, r2, #31
 8001f72:	1acb      	subs	r3, r1, r3
 8001f74:	2132      	movs	r1, #50	; 0x32
 8001f76:	fb01 f303 	mul.w	r3, r1, r3
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d113      	bne.n	8001fa8 <StepsManual+0x7c>
			period_Speed -=1;
 8001f80:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <StepsManual+0xac>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe fadb 	bl	8000544 <__aeabi_fsub>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <StepsManual+0xac>)
 8001f94:	601a      	str	r2, [r3, #0]
			Timer9_Config(period_Speed);
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <StepsManual+0xac>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fd2c 	bl	80009f8 <__aeabi_f2iz>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fb14 	bl	80015d0 <Timer9_Config>
		}

		if(Steps == SetSteps){
 8001fa8:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <StepsManual+0xa4>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <StepsManual+0xb0>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d104      	bne.n	8001fbe <StepsManual+0x92>
			Finish = 1;
 8001fb4:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <StepsManual+0x9c>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	701a      	strb	r2, [r3, #0]
			Timer9_Disable();
 8001fba:	f7ff fb31 	bl	8001620 <Timer9_Disable>
		}
	}
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000074 	.word	0x20000074
 8001fc8:	200000a7 	.word	0x200000a7
 8001fcc:	40020000 	.word	0x40020000
 8001fd0:	2000006c 	.word	0x2000006c
 8001fd4:	51eb851f 	.word	0x51eb851f
 8001fd8:	2000001c 	.word	0x2000001c
 8001fdc:	20000070 	.word	0x20000070

08001fe0 <SetCenterAuto>:

void SetCenterAuto(void){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	if(Init){
 8001fe4:	4b22      	ldr	r3, [pc, #136]	; (8002070 <SetCenterAuto+0x90>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d03f      	beq.n	800206c <SetCenterAuto+0x8c>
		//Finish = 0;
		if(GPIO_ReadOutputDataBit(GPIOA, GPIO_Pin_8)){
 8001fec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ff0:	4820      	ldr	r0, [pc, #128]	; (8002074 <SetCenterAuto+0x94>)
 8001ff2:	f7fe fe6b 	bl	8000ccc <GPIO_ReadOutputDataBit>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <SetCenterAuto+0x28>
			Steps--; // ACLKW
 8001ffc:	4b1e      	ldr	r3, [pc, #120]	; (8002078 <SetCenterAuto+0x98>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	3b01      	subs	r3, #1
 8002002:	4a1d      	ldr	r2, [pc, #116]	; (8002078 <SetCenterAuto+0x98>)
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e004      	b.n	8002012 <SetCenterAuto+0x32>
		}else{
			Steps++; // CLKW
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <SetCenterAuto+0x98>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	3301      	adds	r3, #1
 800200e:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <SetCenterAuto+0x98>)
 8002010:	6013      	str	r3, [r2, #0]
		}

		if(!(Steps%50)){
 8002012:	4b19      	ldr	r3, [pc, #100]	; (8002078 <SetCenterAuto+0x98>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b19      	ldr	r3, [pc, #100]	; (800207c <SetCenterAuto+0x9c>)
 8002018:	fb83 1302 	smull	r1, r3, r3, r2
 800201c:	1119      	asrs	r1, r3, #4
 800201e:	17d3      	asrs	r3, r2, #31
 8002020:	1acb      	subs	r3, r1, r3
 8002022:	2132      	movs	r1, #50	; 0x32
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d113      	bne.n	8002056 <SetCenterAuto+0x76>
			period_Speed -=1;
 800202e:	4b14      	ldr	r3, [pc, #80]	; (8002080 <SetCenterAuto+0xa0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fa84 	bl	8000544 <__aeabi_fsub>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <SetCenterAuto+0xa0>)
 8002042:	601a      	str	r2, [r3, #0]
			Timer9_Config(period_Speed);
 8002044:	4b0e      	ldr	r3, [pc, #56]	; (8002080 <SetCenterAuto+0xa0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe fcd5 	bl	80009f8 <__aeabi_f2iz>
 800204e:	4603      	mov	r3, r0
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fabd 	bl	80015d0 <Timer9_Config>
		}

		if(Steps == SetSteps){
 8002056:	4b08      	ldr	r3, [pc, #32]	; (8002078 <SetCenterAuto+0x98>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <SetCenterAuto+0xa4>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d104      	bne.n	800206c <SetCenterAuto+0x8c>
			//Finish = 1;
			Timer9_Disable();
 8002062:	f7ff fadd 	bl	8001620 <Timer9_Disable>
			SetAngleFinished = 1;
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <SetCenterAuto+0xa8>)
 8002068:	2201      	movs	r2, #1
 800206a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000074 	.word	0x20000074
 8002074:	40020000 	.word	0x40020000
 8002078:	2000006c 	.word	0x2000006c
 800207c:	51eb851f 	.word	0x51eb851f
 8002080:	2000001c 	.word	0x2000001c
 8002084:	20000070 	.word	0x20000070
 8002088:	20000022 	.word	0x20000022

0800208c <SetAngle>:

// Funkcia prepocita zelany uhol na pocet krokov a nastavy smer
void SetAngle(float Angle){
 800208c:	b590      	push	{r4, r7, lr}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

	//if(Auto == 0){
		SetSteps = round((Angle*MaxSteps)/360);
 8002094:	4b24      	ldr	r3, [pc, #144]	; (8002128 <SetAngle+0x9c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe fb09 	bl	80006b0 <__aeabi_i2f>
 800209e:	4603      	mov	r3, r0
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fb58 	bl	8000758 <__aeabi_fmul>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4920      	ldr	r1, [pc, #128]	; (800212c <SetAngle+0xa0>)
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fc07 	bl	80008c0 <__aeabi_fdiv>
 80020b2:	4603      	mov	r3, r0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe f9c5 	bl	8000444 <__aeabi_f2d>
 80020ba:	4603      	mov	r3, r0
 80020bc:	460c      	mov	r4, r1
 80020be:	4618      	mov	r0, r3
 80020c0:	4621      	mov	r1, r4
 80020c2:	f000 fb4b 	bl	800275c <round>
 80020c6:	4603      	mov	r3, r0
 80020c8:	460c      	mov	r4, r1
 80020ca:	4618      	mov	r0, r3
 80020cc:	4621      	mov	r1, r4
 80020ce:	f7fe fa0d 	bl	80004ec <__aeabi_d2iz>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b16      	ldr	r3, [pc, #88]	; (8002130 <SetAngle+0xa4>)
 80020d6:	601a      	str	r2, [r3, #0]

		if(SetSteps > Steps){
 80020d8:	4b15      	ldr	r3, [pc, #84]	; (8002130 <SetAngle+0xa4>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b15      	ldr	r3, [pc, #84]	; (8002134 <SetAngle+0xa8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	dd07      	ble.n	80020f4 <SetAngle+0x68>
			setDir(0); // CLKW
 80020e4:	2000      	movs	r0, #0
 80020e6:	f000 f905 	bl	80022f4 <setDir>
			Timer9_Enable();
 80020ea:	f7ff fab1 	bl	8001650 <Timer9_Enable>
			Timer9_Config(200);
 80020ee:	20c8      	movs	r0, #200	; 0xc8
 80020f0:	f7ff fa6e 	bl	80015d0 <Timer9_Config>
		}
		if(SetSteps < Steps){
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <SetAngle+0xa4>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <SetAngle+0xa8>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	da07      	bge.n	8002110 <SetAngle+0x84>
			setDir(1); // ACLKW
 8002100:	2001      	movs	r0, #1
 8002102:	f000 f8f7 	bl	80022f4 <setDir>
			Timer9_Enable();
 8002106:	f7ff faa3 	bl	8001650 <Timer9_Enable>
			Timer9_Config(200);
 800210a:	20c8      	movs	r0, #200	; 0xc8
 800210c:	f7ff fa60 	bl	80015d0 <Timer9_Config>
		}
		if(SetSteps == Steps){
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <SetAngle+0xa4>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b07      	ldr	r3, [pc, #28]	; (8002134 <SetAngle+0xa8>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	429a      	cmp	r2, r3
 800211a:	d101      	bne.n	8002120 <SetAngle+0x94>
			Timer9_Disable();
 800211c:	f7ff fa80 	bl	8001620 <Timer9_Disable>

		}
	//}
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	bd90      	pop	{r4, r7, pc}
 8002128:	20000068 	.word	0x20000068
 800212c:	43b40000 	.word	0x43b40000
 8002130:	20000070 	.word	0x20000070
 8002134:	2000006c 	.word	0x2000006c

08002138 <count_of_steps>:

// funkcia vracia Maximalny pocet krokov v zavyslosti na zvolenom mikrokrokovani, koli vypoctu polohy
int count_of_steps(uint8_t krokovanie){
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
	int MaxKrokovanie = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
	float dlzka_kroku = 1.8;//1.8
 8002146:	4b42      	ldr	r3, [pc, #264]	; (8002250 <count_of_steps+0x118>)
 8002148:	60bb      	str	r3, [r7, #8]


	switch(krokovanie){
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	2b04      	cmp	r3, #4
 800214e:	d87a      	bhi.n	8002246 <count_of_steps+0x10e>
 8002150:	a201      	add	r2, pc, #4	; (adr r2, 8002158 <count_of_steps+0x20>)
 8002152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002156:	bf00      	nop
 8002158:	08002225 	.word	0x08002225
 800215c:	080021f7 	.word	0x080021f7
 8002160:	080021c9 	.word	0x080021c9
 8002164:	0800219b 	.word	0x0800219b
 8002168:	0800216d 	.word	0x0800216d
		case 4:
			return MaxKrokovanie = 360/(dlzka_kroku/16)*2;
 800216c:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f7fe fba5 	bl	80008c0 <__aeabi_fdiv>
 8002176:	4603      	mov	r3, r0
 8002178:	4619      	mov	r1, r3
 800217a:	4836      	ldr	r0, [pc, #216]	; (8002254 <count_of_steps+0x11c>)
 800217c:	f7fe fba0 	bl	80008c0 <__aeabi_fdiv>
 8002180:	4603      	mov	r3, r0
 8002182:	4619      	mov	r1, r3
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe f9df 	bl	8000548 <__addsf3>
 800218a:	4603      	mov	r3, r0
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe fc33 	bl	80009f8 <__aeabi_f2iz>
 8002192:	4603      	mov	r3, r0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	e056      	b.n	8002248 <count_of_steps+0x110>
		case 3:
			return MaxKrokovanie = 360/(dlzka_kroku/8)*2;
 800219a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800219e:	68b8      	ldr	r0, [r7, #8]
 80021a0:	f7fe fb8e 	bl	80008c0 <__aeabi_fdiv>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4619      	mov	r1, r3
 80021a8:	482a      	ldr	r0, [pc, #168]	; (8002254 <count_of_steps+0x11c>)
 80021aa:	f7fe fb89 	bl	80008c0 <__aeabi_fdiv>
 80021ae:	4603      	mov	r3, r0
 80021b0:	4619      	mov	r1, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe f9c8 	bl	8000548 <__addsf3>
 80021b8:	4603      	mov	r3, r0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fc1c 	bl	80009f8 <__aeabi_f2iz>
 80021c0:	4603      	mov	r3, r0
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	e03f      	b.n	8002248 <count_of_steps+0x110>
		case 2:
			return MaxKrokovanie = 360/(dlzka_kroku/4)*2;
 80021c8:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80021cc:	68b8      	ldr	r0, [r7, #8]
 80021ce:	f7fe fb77 	bl	80008c0 <__aeabi_fdiv>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4619      	mov	r1, r3
 80021d6:	481f      	ldr	r0, [pc, #124]	; (8002254 <count_of_steps+0x11c>)
 80021d8:	f7fe fb72 	bl	80008c0 <__aeabi_fdiv>
 80021dc:	4603      	mov	r3, r0
 80021de:	4619      	mov	r1, r3
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe f9b1 	bl	8000548 <__addsf3>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe fc05 	bl	80009f8 <__aeabi_f2iz>
 80021ee:	4603      	mov	r3, r0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	e028      	b.n	8002248 <count_of_steps+0x110>
		case 1:
			return MaxKrokovanie = 360/(dlzka_kroku/2)*2;
 80021f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80021fa:	68b8      	ldr	r0, [r7, #8]
 80021fc:	f7fe fb60 	bl	80008c0 <__aeabi_fdiv>
 8002200:	4603      	mov	r3, r0
 8002202:	4619      	mov	r1, r3
 8002204:	4813      	ldr	r0, [pc, #76]	; (8002254 <count_of_steps+0x11c>)
 8002206:	f7fe fb5b 	bl	80008c0 <__aeabi_fdiv>
 800220a:	4603      	mov	r3, r0
 800220c:	4619      	mov	r1, r3
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe f99a 	bl	8000548 <__addsf3>
 8002214:	4603      	mov	r3, r0
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe fbee 	bl	80009f8 <__aeabi_f2iz>
 800221c:	4603      	mov	r3, r0
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	e011      	b.n	8002248 <count_of_steps+0x110>
		case 0:
			return MaxKrokovanie = 360/dlzka_kroku*2;
 8002224:	68b9      	ldr	r1, [r7, #8]
 8002226:	480b      	ldr	r0, [pc, #44]	; (8002254 <count_of_steps+0x11c>)
 8002228:	f7fe fb4a 	bl	80008c0 <__aeabi_fdiv>
 800222c:	4603      	mov	r3, r0
 800222e:	4619      	mov	r1, r3
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe f989 	bl	8000548 <__addsf3>
 8002236:	4603      	mov	r3, r0
 8002238:	4618      	mov	r0, r3
 800223a:	f7fe fbdd 	bl	80009f8 <__aeabi_f2iz>
 800223e:	4603      	mov	r3, r0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	e000      	b.n	8002248 <count_of_steps+0x110>
		default:
			return 0;
 8002246:	2300      	movs	r3, #0
	}
}
 8002248:	4618      	mov	r0, r3
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	3fe66666 	.word	0x3fe66666
 8002254:	43b40000 	.word	0x43b40000

08002258 <initDIR1_Pin>:

void initDIR1_Pin(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800225e:	2101      	movs	r1, #1
 8002260:	2001      	movs	r0, #1
 8002262:	f7fe fea1 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002266:	2300      	movs	r3, #0
 8002268:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800226a:	2303      	movs	r3, #3
 800226c:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8002272:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002276:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002278:	2301      	movs	r3, #1
 800227a:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800227c:	463b      	mov	r3, r7
 800227e:	4619      	mov	r1, r3
 8002280:	4803      	ldr	r0, [pc, #12]	; (8002290 <initDIR1_Pin+0x38>)
 8002282:	f7fe fc71 	bl	8000b68 <GPIO_Init>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40020000 	.word	0x40020000

08002294 <SensorPinInit>:

void SensorPinInit(void){
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800229a:	2101      	movs	r1, #1
 800229c:	2002      	movs	r0, #2
 800229e:	f7fe fe83 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80022a2:	2300      	movs	r3, #0
 80022a4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80022a6:	2303      	movs	r3, #3
 80022a8:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80022aa:	2301      	movs	r3, #1
 80022ac:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80022ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022b2:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80022b4:	2300      	movs	r3, #0
 80022b6:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80022b8:	463b      	mov	r3, r7
 80022ba:	4619      	mov	r1, r3
 80022bc:	4803      	ldr	r0, [pc, #12]	; (80022cc <SensorPinInit+0x38>)
 80022be:	f7fe fc53 	bl	8000b68 <GPIO_Init>
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40020400 	.word	0x40020400

080022d0 <Sensor>:

uint8_t Sensor(void){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0

	return (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) != (uint8_t)Bit_RESET);
 80022d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022d8:	4805      	ldr	r0, [pc, #20]	; (80022f0 <Sensor+0x20>)
 80022da:	f7fe fcdb 	bl	8000c94 <GPIO_ReadInputDataBit>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	bf14      	ite	ne
 80022e4:	2301      	movne	r3, #1
 80022e6:	2300      	moveq	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
//	if(GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8) != (uint8_t)Bit_RESET){
//	  return 1; // Snimac preruseny
//	}else{
//	  return 0; // Snimac volny
//	}
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40020400 	.word	0x40020400

080022f4 <setDir>:

void setDir(int dir){
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	if(dir == 1){
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d105      	bne.n	800230e <setDir+0x1a>
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8002302:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002306:	4806      	ldr	r0, [pc, #24]	; (8002320 <setDir+0x2c>)
 8002308:	f7fe fcfc 	bl	8000d04 <GPIO_SetBits>
	}else{
		GPIO_ResetBits(GPIOA, GPIO_Pin_8);
	}
}
 800230c:	e004      	b.n	8002318 <setDir+0x24>

void setDir(int dir){
	if(dir == 1){
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
	}else{
		GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 800230e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002312:	4803      	ldr	r0, [pc, #12]	; (8002320 <setDir+0x2c>)
 8002314:	f7fe fd04 	bl	8000d20 <GPIO_ResetBits>
	}
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40020000 	.word	0x40020000

08002324 <set_RST_Pin>:

void set_RST_Pin(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <set_RST_Pin+0x14>)
 800232a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800232e:	831a      	strh	r2, [r3, #24]

}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	40020000 	.word	0x40020000

0800233c <initRST_Pin>:

void initRST_Pin(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002342:	2101      	movs	r1, #1
 8002344:	2001      	movs	r0, #1
 8002346:	f7fe fe2f 	bl	8000fa8 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800234a:	2300      	movs	r3, #0
 800234c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800234e:	2303      	movs	r3, #3
 8002350:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8002356:	f44f 7300 	mov.w	r3, #512	; 0x200
 800235a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800235c:	2301      	movs	r3, #1
 800235e:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002360:	463b      	mov	r3, r7
 8002362:	4619      	mov	r1, r3
 8002364:	4803      	ldr	r0, [pc, #12]	; (8002374 <initRST_Pin+0x38>)
 8002366:	f7fe fbff 	bl	8000b68 <GPIO_Init>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40020000 	.word	0x40020000

08002378 <set_recv_data>:


void set_recv_data()
{
 8002378:	b598      	push	{r3, r4, r7, lr}
 800237a:	af00      	add	r7, sp, #0
	if(Init && Finish)
 800237c:	4b3f      	ldr	r3, [pc, #252]	; (800247c <set_recv_data+0x104>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d079      	beq.n	8002478 <set_recv_data+0x100>
 8002384:	4b3e      	ldr	r3, [pc, #248]	; (8002480 <set_recv_data+0x108>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d075      	beq.n	8002478 <set_recv_data+0x100>
	{
		Auto = recv_mode;
 800238c:	4b3d      	ldr	r3, [pc, #244]	; (8002484 <set_recv_data+0x10c>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	b2da      	uxtb	r2, r3
 8002392:	4b3d      	ldr	r3, [pc, #244]	; (8002488 <set_recv_data+0x110>)
 8002394:	701a      	strb	r2, [r3, #0]
		if(!Auto)// manual mode
 8002396:	4b3c      	ldr	r3, [pc, #240]	; (8002488 <set_recv_data+0x110>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d114      	bne.n	80023c8 <set_recv_data+0x50>
		{
			//recv_speed = received_data[1];
			spi_set_step_mode(recv_stepping);
 800239e:	4b3b      	ldr	r3, [pc, #236]	; (800248c <set_recv_data+0x114>)
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff f9ef 	bl	8001788 <spi_set_step_mode>
			MaxSteps = count_of_steps(recv_stepping);
 80023aa:	4b38      	ldr	r3, [pc, #224]	; (800248c <set_recv_data+0x114>)
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff fec1 	bl	8002138 <count_of_steps>
 80023b6:	4602      	mov	r2, r0
 80023b8:	4b35      	ldr	r3, [pc, #212]	; (8002490 <set_recv_data+0x118>)
 80023ba:	601a      	str	r2, [r3, #0]
			SetAngle(recv_angle);
 80023bc:	4b35      	ldr	r3, [pc, #212]	; (8002494 <set_recv_data+0x11c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fe63 	bl	800208c <SetAngle>


		}
	}

}
 80023c6:	e057      	b.n	8002478 <set_recv_data+0x100>
			SetAngle(recv_angle);
		}
		else // auto mode
		{
			//recv_speed = received_data[1];
			spi_set_step_mode(recv_stepping);
 80023c8:	4b30      	ldr	r3, [pc, #192]	; (800248c <set_recv_data+0x114>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff f9da 	bl	8001788 <spi_set_step_mode>
			MaxSteps = count_of_steps(recv_stepping);
 80023d4:	4b2d      	ldr	r3, [pc, #180]	; (800248c <set_recv_data+0x114>)
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff feac 	bl	8002138 <count_of_steps>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4b2b      	ldr	r3, [pc, #172]	; (8002490 <set_recv_data+0x118>)
 80023e4:	601a      	str	r2, [r3, #0]
			start_step = recv_start_angle/360*MaxSteps;
 80023e6:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <set_recv_data+0x120>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	492c      	ldr	r1, [pc, #176]	; (800249c <set_recv_data+0x124>)
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe fa67 	bl	80008c0 <__aeabi_fdiv>
 80023f2:	4603      	mov	r3, r0
 80023f4:	461c      	mov	r4, r3
 80023f6:	4b26      	ldr	r3, [pc, #152]	; (8002490 <set_recv_data+0x118>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f958 	bl	80006b0 <__aeabi_i2f>
 8002400:	4603      	mov	r3, r0
 8002402:	4619      	mov	r1, r3
 8002404:	4620      	mov	r0, r4
 8002406:	f7fe f9a7 	bl	8000758 <__aeabi_fmul>
 800240a:	4603      	mov	r3, r0
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe fb19 	bl	8000a44 <__aeabi_f2uiz>
 8002412:	4603      	mov	r3, r0
 8002414:	b29a      	uxth	r2, r3
 8002416:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <set_recv_data+0x128>)
 8002418:	801a      	strh	r2, [r3, #0]
			end_step = recv_end_angle/360*MaxSteps;
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <set_recv_data+0x12c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	491f      	ldr	r1, [pc, #124]	; (800249c <set_recv_data+0x124>)
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe fa4d 	bl	80008c0 <__aeabi_fdiv>
 8002426:	4603      	mov	r3, r0
 8002428:	461c      	mov	r4, r3
 800242a:	4b19      	ldr	r3, [pc, #100]	; (8002490 <set_recv_data+0x118>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe f93e 	bl	80006b0 <__aeabi_i2f>
 8002434:	4603      	mov	r3, r0
 8002436:	4619      	mov	r1, r3
 8002438:	4620      	mov	r0, r4
 800243a:	f7fe f98d 	bl	8000758 <__aeabi_fmul>
 800243e:	4603      	mov	r3, r0
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe faff 	bl	8000a44 <__aeabi_f2uiz>
 8002446:	4603      	mov	r3, r0
 8002448:	b29a      	uxth	r2, r3
 800244a:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <set_recv_data+0x130>)
 800244c:	801a      	strh	r2, [r3, #0]
			SetAngleFinished = 0;
 800244e:	4b17      	ldr	r3, [pc, #92]	; (80024ac <set_recv_data+0x134>)
 8002450:	2200      	movs	r2, #0
 8002452:	701a      	strb	r2, [r3, #0]
			SetAngle((recv_end_angle-recv_start_angle)/2);
 8002454:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <set_recv_data+0x12c>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <set_recv_data+0x120>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4619      	mov	r1, r3
 800245e:	4610      	mov	r0, r2
 8002460:	f7fe f870 	bl	8000544 <__aeabi_fsub>
 8002464:	4603      	mov	r3, r0
 8002466:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe fa28 	bl	80008c0 <__aeabi_fdiv>
 8002470:	4603      	mov	r3, r0
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fe0a 	bl	800208c <SetAngle>


		}
	}

}
 8002478:	bf00      	nop
 800247a:	bd98      	pop	{r3, r4, r7, pc}
 800247c:	20000074 	.word	0x20000074
 8002480:	200000a7 	.word	0x200000a7
 8002484:	20000064 	.word	0x20000064
 8002488:	20000021 	.word	0x20000021
 800248c:	20000058 	.word	0x20000058
 8002490:	20000068 	.word	0x20000068
 8002494:	20000054 	.word	0x20000054
 8002498:	2000005c 	.word	0x2000005c
 800249c:	43b40000 	.word	0x43b40000
 80024a0:	20000076 	.word	0x20000076
 80024a4:	20000060 	.word	0x20000060
 80024a8:	20000078 	.word	0x20000078
 80024ac:	20000022 	.word	0x20000022

080024b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80024b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80024b6:	e003      	b.n	80024c0 <LoopCopyDataInit>

080024b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80024ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80024bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80024be:	3104      	adds	r1, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80024c0:	480b      	ldr	r0, [pc, #44]	; (80024f0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80024c2:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80024c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80024c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80024c8:	d3f6      	bcc.n	80024b8 <CopyDataInit>
  ldr r2, =_sbss
 80024ca:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80024cc:	e002      	b.n	80024d4 <LoopFillZerobss>

080024ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80024d0:	f842 3b04 	str.w	r3, [r2], #4

080024d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <LoopFillZerobss+0x28>)
  cmp r2, r3
 80024d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80024d8:	d3f9      	bcc.n	80024ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024da:	f000 f855 	bl	8002588 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024de:	f000 f917 	bl	8002710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024e2:	f7ff fbd5 	bl	8001c90 <main>
  bx lr
 80024e6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024e8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80024ec:	0800280c 	.word	0x0800280c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80024f4:	20000028 	.word	0x20000028
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80024f8:	20000028 	.word	0x20000028
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80024fc:	200000a8 	.word	0x200000a8

08002500 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002500:	e7fe      	b.n	8002500 <ADC1_IRQHandler>
	...

08002504 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr

08002510 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8002514:	e7fe      	b.n	8002514 <HardFault_Handler+0x4>
 8002516:	bf00      	nop

08002518 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800251c:	e7fe      	b.n	800251c <MemManage_Handler+0x4>
 800251e:	bf00      	nop

08002520 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8002524:	e7fe      	b.n	8002524 <BusFault_Handler+0x4>
 8002526:	bf00      	nop

08002528 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800252c:	e7fe      	b.n	800252c <UsageFault_Handler+0x4>
 800252e:	bf00      	nop

08002530 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr

08002560 <TIM9_IRQHandler>:
  * @brief  This function handles PPP interrupt request.
  * @param  None
  * @retval None
  */
void TIM9_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM9, TIM_IT_Update) != RESET){
 8002564:	2101      	movs	r1, #1
 8002566:	4807      	ldr	r0, [pc, #28]	; (8002584 <TIM9_IRQHandler+0x24>)
 8002568:	f7fe fe8e 	bl	8001288 <TIM_GetITStatus>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <TIM9_IRQHandler+0x1e>

		EasyStepper();
 8002572:	f7ff fbe1 	bl	8001d38 <EasyStepper>

		TIM_ClearITPendingBit(TIM9, TIM_IT_Update);
 8002576:	2101      	movs	r1, #1
 8002578:	4802      	ldr	r0, [pc, #8]	; (8002584 <TIM9_IRQHandler+0x24>)
 800257a:	f7fe feaf 	bl	80012dc <TIM_ClearITPendingBit>
	}
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40010800 	.word	0x40010800

08002588 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800258c:	4a15      	ldr	r2, [pc, #84]	; (80025e4 <SystemInit+0x5c>)
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <SystemInit+0x5c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002596:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002598:	4912      	ldr	r1, [pc, #72]	; (80025e4 <SystemInit+0x5c>)
 800259a:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <SystemInit+0x5c>)
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <SystemInit+0x60>)
 80025a0:	4013      	ands	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80025a4:	4a0f      	ldr	r2, [pc, #60]	; (80025e4 <SystemInit+0x5c>)
 80025a6:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <SystemInit+0x5c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80025ae:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80025b2:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025b4:	4a0b      	ldr	r2, [pc, #44]	; (80025e4 <SystemInit+0x5c>)
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <SystemInit+0x5c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025be:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80025c0:	4a08      	ldr	r2, [pc, #32]	; (80025e4 <SystemInit+0x5c>)
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <SystemInit+0x5c>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80025ca:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <SystemInit+0x5c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80025d2:	f000 f80d 	bl	80025f0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80025d6:	4b05      	ldr	r3, [pc, #20]	; (80025ec <SystemInit+0x64>)
 80025d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025dc:	609a      	str	r2, [r3, #8]
#endif
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800
 80025e8:	88ffc00c 	.word	0x88ffc00c
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	2300      	movs	r3, #0
 80025fc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80025fe:	4a41      	ldr	r2, [pc, #260]	; (8002704 <SetSysClock+0x114>)
 8002600:	4b40      	ldr	r3, [pc, #256]	; (8002704 <SetSysClock+0x114>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002608:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800260a:	4b3e      	ldr	r3, [pc, #248]	; (8002704 <SetSysClock+0x114>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002612:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3301      	adds	r3, #1
 8002618:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <SetSysClock+0x38>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002626:	d1f0      	bne.n	800260a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002628:	4b36      	ldr	r3, [pc, #216]	; (8002704 <SetSysClock+0x114>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002634:	2301      	movs	r3, #1
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	e001      	b.n	800263e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800263a:	2300      	movs	r3, #0
 800263c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d15a      	bne.n	80026fa <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8002644:	4a30      	ldr	r2, [pc, #192]	; (8002708 <SetSysClock+0x118>)
 8002646:	4b30      	ldr	r3, [pc, #192]	; (8002708 <SetSysClock+0x118>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f043 0304 	orr.w	r3, r3, #4
 800264e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002650:	4a2d      	ldr	r2, [pc, #180]	; (8002708 <SetSysClock+0x118>)
 8002652:	4b2d      	ldr	r3, [pc, #180]	; (8002708 <SetSysClock+0x118>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f043 0302 	orr.w	r3, r3, #2
 800265a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800265c:	4a2a      	ldr	r2, [pc, #168]	; (8002708 <SetSysClock+0x118>)
 800265e:	4b2a      	ldr	r3, [pc, #168]	; (8002708 <SetSysClock+0x118>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002668:	4a26      	ldr	r2, [pc, #152]	; (8002704 <SetSysClock+0x114>)
 800266a:	4b26      	ldr	r3, [pc, #152]	; (8002704 <SetSysClock+0x114>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002672:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8002674:	4b25      	ldr	r3, [pc, #148]	; (800270c <SetSysClock+0x11c>)
 8002676:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800267a:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 800267c:	bf00      	nop
 800267e:	4b23      	ldr	r3, [pc, #140]	; (800270c <SetSysClock+0x11c>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f9      	bne.n	800267e <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800268a:	4a1e      	ldr	r2, [pc, #120]	; (8002704 <SetSysClock+0x114>)
 800268c:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <SetSysClock+0x114>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002692:	4a1c      	ldr	r2, [pc, #112]	; (8002704 <SetSysClock+0x114>)
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <SetSysClock+0x114>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800269a:	4a1a      	ldr	r2, [pc, #104]	; (8002704 <SetSysClock+0x114>)
 800269c:	4b19      	ldr	r3, [pc, #100]	; (8002704 <SetSysClock+0x114>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 80026a2:	4a18      	ldr	r2, [pc, #96]	; (8002704 <SetSysClock+0x114>)
 80026a4:	4b17      	ldr	r3, [pc, #92]	; (8002704 <SetSysClock+0x114>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80026ac:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80026ae:	4a15      	ldr	r2, [pc, #84]	; (8002704 <SetSysClock+0x114>)
 80026b0:	4b14      	ldr	r3, [pc, #80]	; (8002704 <SetSysClock+0x114>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80026b8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80026ba:	4a12      	ldr	r2, [pc, #72]	; (8002704 <SetSysClock+0x114>)
 80026bc:	4b11      	ldr	r3, [pc, #68]	; (8002704 <SetSysClock+0x114>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026c4:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80026c6:	bf00      	nop
 80026c8:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <SetSysClock+0x114>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f9      	beq.n	80026c8 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80026d4:	4a0b      	ldr	r2, [pc, #44]	; (8002704 <SetSysClock+0x114>)
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <SetSysClock+0x114>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f023 0303 	bic.w	r3, r3, #3
 80026de:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80026e0:	4a08      	ldr	r2, [pc, #32]	; (8002704 <SetSysClock+0x114>)
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <SetSysClock+0x114>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f043 0303 	orr.w	r3, r3, #3
 80026ea:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80026ec:	bf00      	nop
 80026ee:	4b05      	ldr	r3, [pc, #20]	; (8002704 <SetSysClock+0x114>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d1f9      	bne.n	80026ee <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	40023800 	.word	0x40023800
 8002708:	40023c00 	.word	0x40023c00
 800270c:	40007000 	.word	0x40007000

08002710 <__libc_init_array>:
 8002710:	4b0e      	ldr	r3, [pc, #56]	; (800274c <__libc_init_array+0x3c>)
 8002712:	b570      	push	{r4, r5, r6, lr}
 8002714:	461e      	mov	r6, r3
 8002716:	4c0e      	ldr	r4, [pc, #56]	; (8002750 <__libc_init_array+0x40>)
 8002718:	2500      	movs	r5, #0
 800271a:	1ae4      	subs	r4, r4, r3
 800271c:	10a4      	asrs	r4, r4, #2
 800271e:	42a5      	cmp	r5, r4
 8002720:	d004      	beq.n	800272c <__libc_init_array+0x1c>
 8002722:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002726:	4798      	blx	r3
 8002728:	3501      	adds	r5, #1
 800272a:	e7f8      	b.n	800271e <__libc_init_array+0xe>
 800272c:	f000 f85e 	bl	80027ec <_init>
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <__libc_init_array+0x44>)
 8002732:	4c09      	ldr	r4, [pc, #36]	; (8002758 <__libc_init_array+0x48>)
 8002734:	461e      	mov	r6, r3
 8002736:	1ae4      	subs	r4, r4, r3
 8002738:	10a4      	asrs	r4, r4, #2
 800273a:	2500      	movs	r5, #0
 800273c:	42a5      	cmp	r5, r4
 800273e:	d004      	beq.n	800274a <__libc_init_array+0x3a>
 8002740:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002744:	4798      	blx	r3
 8002746:	3501      	adds	r5, #1
 8002748:	e7f8      	b.n	800273c <__libc_init_array+0x2c>
 800274a:	bd70      	pop	{r4, r5, r6, pc}
 800274c:	08002804 	.word	0x08002804
 8002750:	08002804 	.word	0x08002804
 8002754:	08002804 	.word	0x08002804
 8002758:	08002808 	.word	0x08002808

0800275c <round>:
 800275c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8002760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002762:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8002766:	2e13      	cmp	r6, #19
 8002768:	4605      	mov	r5, r0
 800276a:	460c      	mov	r4, r1
 800276c:	460b      	mov	r3, r1
 800276e:	468e      	mov	lr, r1
 8002770:	dc16      	bgt.n	80027a0 <round+0x44>
 8002772:	2e00      	cmp	r6, #0
 8002774:	da08      	bge.n	8002788 <round+0x2c>
 8002776:	3601      	adds	r6, #1
 8002778:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800277c:	d12c      	bne.n	80027d8 <round+0x7c>
 800277e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8002782:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002786:	e027      	b.n	80027d8 <round+0x7c>
 8002788:	4817      	ldr	r0, [pc, #92]	; (80027e8 <round+0x8c>)
 800278a:	4130      	asrs	r0, r6
 800278c:	4201      	tst	r1, r0
 800278e:	d100      	bne.n	8002792 <round+0x36>
 8002790:	b335      	cbz	r5, 80027e0 <round+0x84>
 8002792:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002796:	4133      	asrs	r3, r6
 8002798:	4473      	add	r3, lr
 800279a:	ea23 0300 	bic.w	r3, r3, r0
 800279e:	e01b      	b.n	80027d8 <round+0x7c>
 80027a0:	2e33      	cmp	r6, #51	; 0x33
 80027a2:	dd07      	ble.n	80027b4 <round+0x58>
 80027a4:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80027a8:	d11a      	bne.n	80027e0 <round+0x84>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	f7fd fceb 	bl	8000188 <__adddf3>
 80027b2:	e017      	b.n	80027e4 <round+0x88>
 80027b4:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80027b8:	f04f 31ff 	mov.w	r1, #4294967295
 80027bc:	fa21 f002 	lsr.w	r0, r1, r2
 80027c0:	4205      	tst	r5, r0
 80027c2:	d00d      	beq.n	80027e0 <round+0x84>
 80027c4:	f1c6 0633 	rsb	r6, r6, #51	; 0x33
 80027c8:	2101      	movs	r1, #1
 80027ca:	40b1      	lsls	r1, r6
 80027cc:	1949      	adds	r1, r1, r5
 80027ce:	bf28      	it	cs
 80027d0:	3301      	addcs	r3, #1
 80027d2:	ea21 0200 	bic.w	r2, r1, r0
 80027d6:	e000      	b.n	80027da <round+0x7e>
 80027d8:	2200      	movs	r2, #0
 80027da:	4619      	mov	r1, r3
 80027dc:	4610      	mov	r0, r2
 80027de:	e001      	b.n	80027e4 <round+0x88>
 80027e0:	4628      	mov	r0, r5
 80027e2:	4621      	mov	r1, r4
 80027e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027e6:	bf00      	nop
 80027e8:	000fffff 	.word	0x000fffff

080027ec <_init>:
 80027ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ee:	bf00      	nop
 80027f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027f2:	bc08      	pop	{r3}
 80027f4:	469e      	mov	lr, r3
 80027f6:	4770      	bx	lr

080027f8 <_fini>:
 80027f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fa:	bf00      	nop
 80027fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027fe:	bc08      	pop	{r3}
 8002800:	469e      	mov	lr, r3
 8002802:	4770      	bx	lr
