/*
  ------------------------------------------------------------------
   | Peripheral type | Instance name     | Base address | Source  |
  ------------------------------------------------------------------
   | ADC             | ADC               | 0x4002B000   | SIDSC   |
   | AFE             | AFE               | 0x40030000   | SIDSC   |
   | AIPS            | AIPS              | 0x40000000   | SIDSC   |
   | CMP             | CMP0              | 0x40072000   | SIDSC   |
   | CMP             | CMP1              | 0x40072008   | SIDSC   |
   | CRC             | CRC               | 0x40034000   | SIDSC   |
   | DMA             | DMA               | 0x40008000   | SIDSC   |
   | DMAMUX          | DMAMUX0           | 0x40021000   | SIDSC   |
   | DMAMUX          | DMAMUX1           | 0x40022000   | SIDSC   |
   | DMAMUX          | DMAMUX2           | 0x40023000   | SIDSC   |
   | DMAMUX          | DMAMUX3           | 0x40024000   | SIDSC   |
   | EWM             | EWM               | 0x40061000   | SIDSC   |
   | FTFA            | FTFA              | 0x40020000   | SIDSC   |
   | NV              | FTFA_FlashConfig  | 0x400        |  PDF    |
   | GPIO            | GPIOA             | 0x400FF000   | SIDSC   |
   | GPIO            | GPIOB             | 0x400FF001   | SIDSC   |
   | GPIO            | GPIOC             | 0x400FF002   | SIDSC   |
   | GPIO            | GPIOD             | 0x400FF003   | SIDSC   |
   | GPIO            | GPIOE             | 0x400FF040   | SIDSC   |
   | GPIO            | GPIOF             | 0x400FF041   | SIDSC   |
   | GPIO            | GPIOG             | 0x400FF042   | SIDSC   |
   | GPIO            | GPIOH             | 0x400FF043   | SIDSC   |
   | GPIO            | GPIOI             | 0x400FF080   | SIDSC   |
   | I2C             | I2C0              | 0x40067000   | SIDSC   |
   | I2C             | I2C1              | 0x40068000   | SIDSC   |
   | LCD             | LCD               | 0x40043000   | SIDSC   |
   | LLWU            | LLWU              | 0x4007C000   | SIDSC   |
   | LPTMR           | LPTMR             | 0x4003C000   | SIDSC   |
   | MCG             | MCG               | 0x40064000   | SIDSC   |
   | MCM             | MCM               | 0xF0003000   | SIDSC   |
   | MPU             | MPU               | 0x4000A000   | SIDSC   |
   | MTB             | MTB               | 0xF0000000   | SIDSC   |
   | MTBDWT          | MTBDWT            | 0xF0001000   | SIDSC   |
   | OSC             | OSC               | 0x40066000   | SIDSC   |
   | PIT             | PIT0              | 0x4002D000   | SIDSC   |
   | PIT             | PIT1              | 0x4002E000   | SIDSC   |
   | PMC             | PMC               | 0x4007D000   | SIDSC   |
   | PORT            | PORTA             | 0x40046000   | SIDSC   |
   | PORT            | PORTB             | 0x40047000   | SIDSC   |
   | PORT            | PORTC             | 0x40048000   | SIDSC   |
   | PORT            | PORTD             | 0x40049000   | SIDSC   |
   | PORT            | PORTE             | 0x4004A000   | SIDSC   |
   | PORT            | PORTF             | 0x4004B000   | SIDSC   |
   | PORT            | PORTG             | 0x4004C000   | SIDSC   |
   | PORT            | PORTH             | 0x4004D000   | SIDSC   |
   | PORT            | PORTI             | 0x4004E000   | SIDSC   |
   | RCM             | RCM               | 0x4007B000   | SIDSC   |
   | RNG             | RNG               | 0x40029000   | SIDSC   |
   | ROM             | ROM               | 0xF0002000   | SIDSC   |
   | RTC             | RTC               | 0x40050000   | SIDSC   |
   | SIM             | SIM               | 0x4003E000   | SIDSC   |
   | SMC             | SMC               | 0x4007E000   | SIDSC   |
   | SPI             | SPI0              | 0x40075000   | SIDSC   |
   | SPI             | SPI1              | 0x40076000   | SIDSC   |
   | TMR             | TMR0              | 0x40057000   | SIDSC   |
   | TMR             | TMR1              | 0x40058000   | SIDSC   |
   | TMR             | TMR2              | 0x40059000   | SIDSC   |
   | TMR             | TMR3              | 0x4005A000   | SIDSC   |
   | UART            | UART0             | 0x4006A000   | SIDSC   |
   | UART            | UART1             | 0x4006B000   | SIDSC   |
   | UART            | UART2             | 0x4006C000   | SIDSC   |
   | UART            | UART3             | 0x4006D000   | SIDSC   |
   | VREF            | VREF              | 0x4006F000   | SIDSC   |
   | WDOG            | WDOG              | 0x40053000   | SIDSC   |
   | XBAR            | XBAR              | 0x40055000   | SIDSC   |
  ------------------------------------------------------------------
*/

#include "MKM34Z5.h"

void test_ADC(void) {
  (void)ADC_BASE;
  (void)ADC;
  ADC_SC1A = ADC_SC1A + 1;
  ADC_SC1B = ADC_SC1B + 1;
  ADC_SC1C = ADC_SC1C + 1;
  ADC_SC1D = ADC_SC1D + 1;
  ADC_CFG1 = ADC_CFG1 + 1;
  ADC_CFG2 = ADC_CFG2 + 1;
  ADC_CV1 = ADC_CV1 + 1;
  ADC_CV2 = ADC_CV2 + 1;
  ADC_SC2 = ADC_SC2 + 1;
  ADC_SC3 = ADC_SC3 + 1;
  ADC_OFS = ADC_OFS + 1;
  ADC_PG = ADC_PG + 1;
  ADC_CLPD = ADC_CLPD + 1;
  ADC_CLPS = ADC_CLPS + 1;
  ADC_CLP4 = ADC_CLP4 + 1;
  ADC_CLP3 = ADC_CLP3 + 1;
  ADC_CLP2 = ADC_CLP2 + 1;
  ADC_CLP1 = ADC_CLP1 + 1;
  ADC_CLP0 = ADC_CLP0 + 1;
  ADC_SC1_REG(ADC,0) = ADC_SC1_REG(ADC,0) + 1;
  ADC_SC1(0) = ADC_SC1(0) + 1;
  (void)ADC_SC1_ADCH_MASK;
  (void)ADC_SC1_ADCH_SHIFT;
  (void)ADC_SC1_ADCH(1);
  ADC_SC1A |= ADC_SC1_ADCH_MASK;
  ADC_SC1A &= ~(1U << ADC_SC1_ADCH_SHIFT);
  (void)ADC_SC1_AIEN_MASK;
  (void)ADC_SC1_AIEN_SHIFT;
  ADC_SC1A |= ADC_SC1_AIEN_MASK;
  ADC_SC1A &= ~(1U << ADC_SC1_AIEN_SHIFT);
  (void)ADC_SC1_COCO_MASK;
  (void)ADC_SC1_COCO_SHIFT;
  ADC_SC1A |= ADC_SC1_COCO_MASK;
  ADC_SC1A &= ~(1U << ADC_SC1_COCO_SHIFT);
  ADC_CFG1_REG(ADC) = ADC_CFG1_REG(ADC) + 1;
  (void)ADC_CFG1_ADICLK_MASK;
  (void)ADC_CFG1_ADICLK_SHIFT;
  (void)ADC_CFG1_ADICLK(1);
  ADC_CFG1 |= ADC_CFG1_ADICLK_MASK;
  ADC_CFG1 &= ~(1U << ADC_CFG1_ADICLK_SHIFT);
  (void)ADC_CFG1_MODE_MASK;
  (void)ADC_CFG1_MODE_SHIFT;
  (void)ADC_CFG1_MODE(1);
  ADC_CFG1 |= ADC_CFG1_MODE_MASK;
  ADC_CFG1 &= ~(1U << ADC_CFG1_MODE_SHIFT);
  (void)ADC_CFG1_ADLSMP_MASK;
  (void)ADC_CFG1_ADLSMP_SHIFT;
  ADC_CFG1 |= ADC_CFG1_ADLSMP_MASK;
  ADC_CFG1 &= ~(1U << ADC_CFG1_ADLSMP_SHIFT);
  (void)ADC_CFG1_ADIV_MASK;
  (void)ADC_CFG1_ADIV_SHIFT;
  (void)ADC_CFG1_ADIV(1);
  ADC_CFG1 |= ADC_CFG1_ADIV_MASK;
  ADC_CFG1 &= ~(1U << ADC_CFG1_ADIV_SHIFT);
  (void)ADC_CFG1_ADLPC_MASK;
  (void)ADC_CFG1_ADLPC_SHIFT;
  ADC_CFG1 |= ADC_CFG1_ADLPC_MASK;
  ADC_CFG1 &= ~(1U << ADC_CFG1_ADLPC_SHIFT);
  ADC_CFG2_REG(ADC) = ADC_CFG2_REG(ADC) + 1;
  (void)ADC_CFG2_ADLSTS_MASK;
  (void)ADC_CFG2_ADLSTS_SHIFT;
  (void)ADC_CFG2_ADLSTS(1);
  ADC_CFG2 |= ADC_CFG2_ADLSTS_MASK;
  ADC_CFG2 &= ~(1U << ADC_CFG2_ADLSTS_SHIFT);
  (void)ADC_CFG2_ADHSC_MASK;
  (void)ADC_CFG2_ADHSC_SHIFT;
  ADC_CFG2 |= ADC_CFG2_ADHSC_MASK;
  ADC_CFG2 &= ~(1U << ADC_CFG2_ADHSC_SHIFT);
  (void)ADC_CFG2_ADACKEN_MASK;
  (void)ADC_CFG2_ADACKEN_SHIFT;
  ADC_CFG2 |= ADC_CFG2_ADACKEN_MASK;
  ADC_CFG2 &= ~(1U << ADC_CFG2_ADACKEN_SHIFT);
  (void)ADC_CFG2_MUXSEL_MASK;
  (void)ADC_CFG2_MUXSEL_SHIFT;
  ADC_CFG2 |= ADC_CFG2_MUXSEL_MASK;
  ADC_CFG2 &= ~(1U << ADC_CFG2_MUXSEL_SHIFT);
  (void)ADC_R_D_MASK;
  (void)ADC_R_D_SHIFT;
  (void)ADC_R_D(1);
  ADC_CV1_REG(ADC) = ADC_CV1_REG(ADC) + 1;
  (void)ADC_CV1_CV_MASK;
  (void)ADC_CV1_CV_SHIFT;
  (void)ADC_CV1_CV(1);
  ADC_CV1 |= ADC_CV1_CV_MASK;
  ADC_CV1 &= ~(1U << ADC_CV1_CV_SHIFT);
  ADC_CV2_REG(ADC) = ADC_CV2_REG(ADC) + 1;
  (void)ADC_CV2_CV_MASK;
  (void)ADC_CV2_CV_SHIFT;
  (void)ADC_CV2_CV(1);
  ADC_CV2 |= ADC_CV2_CV_MASK;
  ADC_CV2 &= ~(1U << ADC_CV2_CV_SHIFT);
  ADC_SC2_REG(ADC) = ADC_SC2_REG(ADC) + 1;
  (void)ADC_SC2_REFSEL_MASK;
  (void)ADC_SC2_REFSEL_SHIFT;
  (void)ADC_SC2_REFSEL(1);
  ADC_SC2 |= ADC_SC2_REFSEL_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_REFSEL_SHIFT);
  (void)ADC_SC2_DMAEN_MASK;
  (void)ADC_SC2_DMAEN_SHIFT;
  ADC_SC2 |= ADC_SC2_DMAEN_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_DMAEN_SHIFT);
  (void)ADC_SC2_ACREN_MASK;
  (void)ADC_SC2_ACREN_SHIFT;
  ADC_SC2 |= ADC_SC2_ACREN_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_ACREN_SHIFT);
  (void)ADC_SC2_ACFGT_MASK;
  (void)ADC_SC2_ACFGT_SHIFT;
  ADC_SC2 |= ADC_SC2_ACFGT_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_ACFGT_SHIFT);
  (void)ADC_SC2_ACFE_MASK;
  (void)ADC_SC2_ACFE_SHIFT;
  ADC_SC2 |= ADC_SC2_ACFE_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_ACFE_SHIFT);
  (void)ADC_SC2_ADTRG_MASK;
  (void)ADC_SC2_ADTRG_SHIFT;
  ADC_SC2 |= ADC_SC2_ADTRG_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_ADTRG_SHIFT);
  (void)ADC_SC2_ADACT_MASK;
  (void)ADC_SC2_ADACT_SHIFT;
  ADC_SC2 |= ADC_SC2_ADACT_MASK;
  ADC_SC2 &= ~(1U << ADC_SC2_ADACT_SHIFT);
  ADC_SC3_REG(ADC) = ADC_SC3_REG(ADC) + 1;
  (void)ADC_SC3_AVGS_MASK;
  (void)ADC_SC3_AVGS_SHIFT;
  (void)ADC_SC3_AVGS(1);
  ADC_SC3 |= ADC_SC3_AVGS_MASK;
  ADC_SC3 &= ~(1U << ADC_SC3_AVGS_SHIFT);
  (void)ADC_SC3_AVGE_MASK;
  (void)ADC_SC3_AVGE_SHIFT;
  ADC_SC3 |= ADC_SC3_AVGE_MASK;
  ADC_SC3 &= ~(1U << ADC_SC3_AVGE_SHIFT);
  (void)ADC_SC3_ADCO_MASK;
  (void)ADC_SC3_ADCO_SHIFT;
  ADC_SC3 |= ADC_SC3_ADCO_MASK;
  ADC_SC3 &= ~(1U << ADC_SC3_ADCO_SHIFT);
  (void)ADC_SC3_CALF_MASK;
  (void)ADC_SC3_CALF_SHIFT;
  ADC_SC3 |= ADC_SC3_CALF_MASK;
  ADC_SC3 &= ~(1U << ADC_SC3_CALF_SHIFT);
  (void)ADC_SC3_CAL_MASK;
  (void)ADC_SC3_CAL_SHIFT;
  ADC_SC3 |= ADC_SC3_CAL_MASK;
  ADC_SC3 &= ~(1U << ADC_SC3_CAL_SHIFT);
  ADC_OFS_REG(ADC) = ADC_OFS_REG(ADC) + 1;
  (void)ADC_OFS_OFS_MASK;
  (void)ADC_OFS_OFS_SHIFT;
  (void)ADC_OFS_OFS(1);
  ADC_OFS |= ADC_OFS_OFS_MASK;
  ADC_OFS &= ~(1U << ADC_OFS_OFS_SHIFT);
  ADC_PG_REG(ADC) = ADC_PG_REG(ADC) + 1;
  (void)ADC_PG_PG_MASK;
  (void)ADC_PG_PG_SHIFT;
  (void)ADC_PG_PG(1);
  ADC_PG |= ADC_PG_PG_MASK;
  ADC_PG &= ~(1U << ADC_PG_PG_SHIFT);
  ADC_CLPD_REG(ADC) = ADC_CLPD_REG(ADC) + 1;
  (void)ADC_CLPD_CLPD_MASK;
  (void)ADC_CLPD_CLPD_SHIFT;
  (void)ADC_CLPD_CLPD(1);
  ADC_CLPD |= ADC_CLPD_CLPD_MASK;
  ADC_CLPD &= ~(1U << ADC_CLPD_CLPD_SHIFT);
  ADC_CLPS_REG(ADC) = ADC_CLPS_REG(ADC) + 1;
  (void)ADC_CLPS_CLPS_MASK;
  (void)ADC_CLPS_CLPS_SHIFT;
  (void)ADC_CLPS_CLPS(1);
  ADC_CLPS |= ADC_CLPS_CLPS_MASK;
  ADC_CLPS &= ~(1U << ADC_CLPS_CLPS_SHIFT);
  ADC_CLP4_REG(ADC) = ADC_CLP4_REG(ADC) + 1;
  (void)ADC_CLP4_CLP4_MASK;
  (void)ADC_CLP4_CLP4_SHIFT;
  (void)ADC_CLP4_CLP4(1);
  ADC_CLP4 |= ADC_CLP4_CLP4_MASK;
  ADC_CLP4 &= ~(1U << ADC_CLP4_CLP4_SHIFT);
  ADC_CLP3_REG(ADC) = ADC_CLP3_REG(ADC) + 1;
  (void)ADC_CLP3_CLP3_MASK;
  (void)ADC_CLP3_CLP3_SHIFT;
  (void)ADC_CLP3_CLP3(1);
  ADC_CLP3 |= ADC_CLP3_CLP3_MASK;
  ADC_CLP3 &= ~(1U << ADC_CLP3_CLP3_SHIFT);
  ADC_CLP2_REG(ADC) = ADC_CLP2_REG(ADC) + 1;
  (void)ADC_CLP2_CLP2_MASK;
  (void)ADC_CLP2_CLP2_SHIFT;
  (void)ADC_CLP2_CLP2(1);
  ADC_CLP2 |= ADC_CLP2_CLP2_MASK;
  ADC_CLP2 &= ~(1U << ADC_CLP2_CLP2_SHIFT);
  ADC_CLP1_REG(ADC) = ADC_CLP1_REG(ADC) + 1;
  (void)ADC_CLP1_CLP1_MASK;
  (void)ADC_CLP1_CLP1_SHIFT;
  (void)ADC_CLP1_CLP1(1);
  ADC_CLP1 |= ADC_CLP1_CLP1_MASK;
  ADC_CLP1 &= ~(1U << ADC_CLP1_CLP1_SHIFT);
  ADC_CLP0_REG(ADC) = ADC_CLP0_REG(ADC) + 1;
  (void)ADC_CLP0_CLP0_MASK;
  (void)ADC_CLP0_CLP0_SHIFT;
  (void)ADC_CLP0_CLP0(1);
  ADC_CLP0 |= ADC_CLP0_CLP0_MASK;
  ADC_CLP0 &= ~(1U << ADC_CLP0_CLP0_SHIFT);
}

void test_AFE(void) {
  (void)AFE_BASE;
  (void)AFE;
  AFE_CH0_CFR = AFE_CH0_CFR + 1;
  AFE_CH1_CFR = AFE_CH1_CFR + 1;
  AFE_CH2_CFR = AFE_CH2_CFR + 1;
  AFE_CH3_CFR = AFE_CH3_CFR + 1;
  AFE_CR = AFE_CR + 1;
  AFE_CKR = AFE_CKR + 1;
  AFE_DI = AFE_DI + 1;
  AFE_CH0_DR = AFE_CH0_DR + 1;
  AFE_CH1_DR = AFE_CH1_DR + 1;
  AFE_CH2_DR = AFE_CH2_DR + 1;
  AFE_CH3_DR = AFE_CH3_DR + 1;
  AFE_CFR_REG(AFE,0) = AFE_CFR_REG(AFE,0) + 1;
  AFE_CFR(0) = AFE_CFR(0) + 1;
  (void)AFE_CFR_HW_TRG_MASK;
  (void)AFE_CFR_HW_TRG_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_HW_TRG_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_HW_TRG_SHIFT);
  (void)AFE_CFR_DEC_CLK_INP_SEL_MASK;
  (void)AFE_CFR_DEC_CLK_INP_SEL_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_DEC_CLK_INP_SEL_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_DEC_CLK_INP_SEL_SHIFT);
  (void)AFE_CFR_DEC_CLK_EDGE_SEL_MASK;
  (void)AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_DEC_CLK_EDGE_SEL_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT);
  (void)AFE_CFR_CC_MASK;
  (void)AFE_CFR_CC_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_CC_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_CC_SHIFT);
  (void)AFE_CFR_DEC_EN_MASK;
  (void)AFE_CFR_DEC_EN_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_DEC_EN_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_DEC_EN_SHIFT);
  (void)AFE_CFR_SD_MOD_EN_MASK;
  (void)AFE_CFR_SD_MOD_EN_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_SD_MOD_EN_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_SD_MOD_EN_SHIFT);
  (void)AFE_CFR_BYP_MODE_MASK;
  (void)AFE_CFR_BYP_MODE_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_BYP_MODE_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_BYP_MODE_SHIFT);
  (void)AFE_CFR_PGA_GAIN_SEL_MASK;
  (void)AFE_CFR_PGA_GAIN_SEL_SHIFT;
  (void)AFE_CFR_PGA_GAIN_SEL(1);
  AFE_CH0_CFR |= AFE_CFR_PGA_GAIN_SEL_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_PGA_GAIN_SEL_SHIFT);
  (void)AFE_CFR_PGA_EN_MASK;
  (void)AFE_CFR_PGA_EN_SHIFT;
  AFE_CH0_CFR |= AFE_CFR_PGA_EN_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_PGA_EN_SHIFT);
  (void)AFE_CFR_DEC_OSR_MASK;
  (void)AFE_CFR_DEC_OSR_SHIFT;
  (void)AFE_CFR_DEC_OSR(1);
  AFE_CH0_CFR |= AFE_CFR_DEC_OSR_MASK;
  AFE_CH0_CFR &= ~(1U << AFE_CFR_DEC_OSR_SHIFT);
  AFE_CR_REG(AFE) = AFE_CR_REG(AFE) + 1;
  (void)AFE_CR_STRTUP_CNT_MASK;
  (void)AFE_CR_STRTUP_CNT_SHIFT;
  (void)AFE_CR_STRTUP_CNT(1);
  AFE_CR |= AFE_CR_STRTUP_CNT_MASK;
  AFE_CR &= ~(1U << AFE_CR_STRTUP_CNT_SHIFT);
  (void)AFE_CR_RESULT_FORMAT_MASK;
  (void)AFE_CR_RESULT_FORMAT_SHIFT;
  AFE_CR |= AFE_CR_RESULT_FORMAT_MASK;
  AFE_CR &= ~(1U << AFE_CR_RESULT_FORMAT_SHIFT);
  (void)AFE_CR_DLY_OK_MASK;
  (void)AFE_CR_DLY_OK_SHIFT;
  AFE_CR |= AFE_CR_DLY_OK_MASK;
  AFE_CR &= ~(1U << AFE_CR_DLY_OK_SHIFT);
  (void)AFE_CR_RST_B_MASK;
  (void)AFE_CR_RST_B_SHIFT;
  AFE_CR |= AFE_CR_RST_B_MASK;
  AFE_CR &= ~(1U << AFE_CR_RST_B_SHIFT);
  (void)AFE_CR_LPM_EN_MASK;
  (void)AFE_CR_LPM_EN_SHIFT;
  AFE_CR |= AFE_CR_LPM_EN_MASK;
  AFE_CR &= ~(1U << AFE_CR_LPM_EN_SHIFT);
  (void)AFE_CR_SOFT_TRG3_MASK;
  (void)AFE_CR_SOFT_TRG3_SHIFT;
  AFE_CR |= AFE_CR_SOFT_TRG3_MASK;
  AFE_CR &= ~(1U << AFE_CR_SOFT_TRG3_SHIFT);
  (void)AFE_CR_SOFT_TRG2_MASK;
  (void)AFE_CR_SOFT_TRG2_SHIFT;
  AFE_CR |= AFE_CR_SOFT_TRG2_MASK;
  AFE_CR &= ~(1U << AFE_CR_SOFT_TRG2_SHIFT);
  (void)AFE_CR_SOFT_TRG1_MASK;
  (void)AFE_CR_SOFT_TRG1_SHIFT;
  AFE_CR |= AFE_CR_SOFT_TRG1_MASK;
  AFE_CR &= ~(1U << AFE_CR_SOFT_TRG1_SHIFT);
  (void)AFE_CR_SOFT_TRG0_MASK;
  (void)AFE_CR_SOFT_TRG0_SHIFT;
  AFE_CR |= AFE_CR_SOFT_TRG0_MASK;
  AFE_CR &= ~(1U << AFE_CR_SOFT_TRG0_SHIFT);
  (void)AFE_CR_MSTR_EN_MASK;
  (void)AFE_CR_MSTR_EN_SHIFT;
  AFE_CR |= AFE_CR_MSTR_EN_MASK;
  AFE_CR &= ~(1U << AFE_CR_MSTR_EN_SHIFT);
  AFE_CKR_REG(AFE) = AFE_CKR_REG(AFE) + 1;
  (void)AFE_CKR_CLS_MASK;
  (void)AFE_CKR_CLS_SHIFT;
  (void)AFE_CKR_CLS(1);
  AFE_CKR |= AFE_CKR_CLS_MASK;
  AFE_CKR &= ~(1U << AFE_CKR_CLS_SHIFT);
  (void)AFE_CKR_DIV_MASK;
  (void)AFE_CKR_DIV_SHIFT;
  (void)AFE_CKR_DIV(1);
  AFE_CKR |= AFE_CKR_DIV_MASK;
  AFE_CKR &= ~(1U << AFE_CKR_DIV_SHIFT);
  AFE_DI_REG(AFE) = AFE_DI_REG(AFE) + 1;
  (void)AFE_DI_INTEN3_MASK;
  (void)AFE_DI_INTEN3_SHIFT;
  AFE_DI |= AFE_DI_INTEN3_MASK;
  AFE_DI &= ~(1U << AFE_DI_INTEN3_SHIFT);
  (void)AFE_DI_INTEN2_MASK;
  (void)AFE_DI_INTEN2_SHIFT;
  AFE_DI |= AFE_DI_INTEN2_MASK;
  AFE_DI &= ~(1U << AFE_DI_INTEN2_SHIFT);
  (void)AFE_DI_INTEN1_MASK;
  (void)AFE_DI_INTEN1_SHIFT;
  AFE_DI |= AFE_DI_INTEN1_MASK;
  AFE_DI &= ~(1U << AFE_DI_INTEN1_SHIFT);
  (void)AFE_DI_INTEN0_MASK;
  (void)AFE_DI_INTEN0_SHIFT;
  AFE_DI |= AFE_DI_INTEN0_MASK;
  AFE_DI &= ~(1U << AFE_DI_INTEN0_SHIFT);
  (void)AFE_DI_DMAEN3_MASK;
  (void)AFE_DI_DMAEN3_SHIFT;
  AFE_DI |= AFE_DI_DMAEN3_MASK;
  AFE_DI &= ~(1U << AFE_DI_DMAEN3_SHIFT);
  (void)AFE_DI_DMAEN2_MASK;
  (void)AFE_DI_DMAEN2_SHIFT;
  AFE_DI |= AFE_DI_DMAEN2_MASK;
  AFE_DI &= ~(1U << AFE_DI_DMAEN2_SHIFT);
  (void)AFE_DI_DMAEN1_MASK;
  (void)AFE_DI_DMAEN1_SHIFT;
  AFE_DI |= AFE_DI_DMAEN1_MASK;
  AFE_DI &= ~(1U << AFE_DI_DMAEN1_SHIFT);
  (void)AFE_DI_DMAEN0_MASK;
  (void)AFE_DI_DMAEN0_SHIFT;
  AFE_DI |= AFE_DI_DMAEN0_MASK;
  AFE_DI &= ~(1U << AFE_DI_DMAEN0_SHIFT);
  AFE_DR_REG(AFE,0) = AFE_DR_REG(AFE,0) + 1;
  AFE_DR(0) = AFE_DR(0) + 1;
  (void)AFE_DR_DLY_MASK;
  (void)AFE_DR_DLY_SHIFT;
  (void)AFE_DR_DLY(1);
  AFE_CH0_DR |= AFE_DR_DLY_MASK;
  AFE_CH0_DR &= ~(1U << AFE_DR_DLY_SHIFT);
  (void)AFE_RR_SDR_MASK;
  (void)AFE_RR_SDR_SHIFT;
  (void)AFE_RR_SDR(1);
  (void)AFE_RR_SIGN_BITS_MASK;
  (void)AFE_RR_SIGN_BITS_SHIFT;
  (void)AFE_RR_SIGN_BITS(1);
  (void)AFE_SR_RDY3_MASK;
  (void)AFE_SR_RDY3_SHIFT;
  (void)AFE_SR_RDY2_MASK;
  (void)AFE_SR_RDY2_SHIFT;
  (void)AFE_SR_RDY1_MASK;
  (void)AFE_SR_RDY1_SHIFT;
  (void)AFE_SR_RDY0_MASK;
  (void)AFE_SR_RDY0_SHIFT;
  (void)AFE_SR_OVR3_MASK;
  (void)AFE_SR_OVR3_SHIFT;
  (void)AFE_SR_OVR2_MASK;
  (void)AFE_SR_OVR2_SHIFT;
  (void)AFE_SR_OVR1_MASK;
  (void)AFE_SR_OVR1_SHIFT;
  (void)AFE_SR_OVR0_MASK;
  (void)AFE_SR_OVR0_SHIFT;
  (void)AFE_SR_COC3_MASK;
  (void)AFE_SR_COC3_SHIFT;
  (void)AFE_SR_COC2_MASK;
  (void)AFE_SR_COC2_SHIFT;
  (void)AFE_SR_COC1_MASK;
  (void)AFE_SR_COC1_SHIFT;
  (void)AFE_SR_COC0_MASK;
  (void)AFE_SR_COC0_SHIFT;
}

void test_AIPS(void) {
  (void)AIPS_BASE;
  (void)AIPS;
  AIPS_PACRA = AIPS_PACRA + 1;
  AIPS_PACRB = AIPS_PACRB + 1;
  AIPS_PACRE = AIPS_PACRE + 1;
  AIPS_PACRF = AIPS_PACRF + 1;
  AIPS_PACRG = AIPS_PACRG + 1;
  AIPS_PACRH = AIPS_PACRH + 1;
  AIPS_PACRI = AIPS_PACRI + 1;
  AIPS_PACRJ = AIPS_PACRJ + 1;
  AIPS_PACRK = AIPS_PACRK + 1;
  AIPS_PACRL = AIPS_PACRL + 1;
  AIPS_PACRM = AIPS_PACRM + 1;
  AIPS_PACRN = AIPS_PACRN + 1;
  AIPS_PACRO = AIPS_PACRO + 1;
  AIPS_PACRP = AIPS_PACRP + 1;
  AIPS_PACRA_REG(AIPS) = AIPS_PACRA_REG(AIPS) + 1;
  (void)AIPS_PACRA_AC7_MASK;
  (void)AIPS_PACRA_AC7_SHIFT;
  (void)AIPS_PACRA_AC7(1);
  AIPS_PACRA |= AIPS_PACRA_AC7_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC7_SHIFT);
  (void)AIPS_PACRA_RO7_MASK;
  (void)AIPS_PACRA_RO7_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO7_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO7_SHIFT);
  (void)AIPS_PACRA_AC6_MASK;
  (void)AIPS_PACRA_AC6_SHIFT;
  (void)AIPS_PACRA_AC6(1);
  AIPS_PACRA |= AIPS_PACRA_AC6_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC6_SHIFT);
  (void)AIPS_PACRA_RO6_MASK;
  (void)AIPS_PACRA_RO6_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO6_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO6_SHIFT);
  (void)AIPS_PACRA_AC5_MASK;
  (void)AIPS_PACRA_AC5_SHIFT;
  (void)AIPS_PACRA_AC5(1);
  AIPS_PACRA |= AIPS_PACRA_AC5_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC5_SHIFT);
  (void)AIPS_PACRA_RO5_MASK;
  (void)AIPS_PACRA_RO5_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO5_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO5_SHIFT);
  (void)AIPS_PACRA_AC4_MASK;
  (void)AIPS_PACRA_AC4_SHIFT;
  (void)AIPS_PACRA_AC4(1);
  AIPS_PACRA |= AIPS_PACRA_AC4_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC4_SHIFT);
  (void)AIPS_PACRA_RO4_MASK;
  (void)AIPS_PACRA_RO4_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO4_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO4_SHIFT);
  (void)AIPS_PACRA_AC3_MASK;
  (void)AIPS_PACRA_AC3_SHIFT;
  (void)AIPS_PACRA_AC3(1);
  AIPS_PACRA |= AIPS_PACRA_AC3_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC3_SHIFT);
  (void)AIPS_PACRA_RO3_MASK;
  (void)AIPS_PACRA_RO3_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO3_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO3_SHIFT);
  (void)AIPS_PACRA_AC2_MASK;
  (void)AIPS_PACRA_AC2_SHIFT;
  (void)AIPS_PACRA_AC2(1);
  AIPS_PACRA |= AIPS_PACRA_AC2_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC2_SHIFT);
  (void)AIPS_PACRA_RO2_MASK;
  (void)AIPS_PACRA_RO2_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO2_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO2_SHIFT);
  (void)AIPS_PACRA_AC1_MASK;
  (void)AIPS_PACRA_AC1_SHIFT;
  (void)AIPS_PACRA_AC1(1);
  AIPS_PACRA |= AIPS_PACRA_AC1_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC1_SHIFT);
  (void)AIPS_PACRA_RO1_MASK;
  (void)AIPS_PACRA_RO1_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO1_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO1_SHIFT);
  (void)AIPS_PACRA_AC0_MASK;
  (void)AIPS_PACRA_AC0_SHIFT;
  (void)AIPS_PACRA_AC0(1);
  AIPS_PACRA |= AIPS_PACRA_AC0_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_AC0_SHIFT);
  (void)AIPS_PACRA_RO0_MASK;
  (void)AIPS_PACRA_RO0_SHIFT;
  AIPS_PACRA |= AIPS_PACRA_RO0_MASK;
  AIPS_PACRA &= ~(1U << AIPS_PACRA_RO0_SHIFT);
  AIPS_PACRB_REG(AIPS) = AIPS_PACRB_REG(AIPS) + 1;
  (void)AIPS_PACRB_AC7_MASK;
  (void)AIPS_PACRB_AC7_SHIFT;
  (void)AIPS_PACRB_AC7(1);
  AIPS_PACRB |= AIPS_PACRB_AC7_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC7_SHIFT);
  (void)AIPS_PACRB_RO7_MASK;
  (void)AIPS_PACRB_RO7_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO7_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO7_SHIFT);
  (void)AIPS_PACRB_AC6_MASK;
  (void)AIPS_PACRB_AC6_SHIFT;
  (void)AIPS_PACRB_AC6(1);
  AIPS_PACRB |= AIPS_PACRB_AC6_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC6_SHIFT);
  (void)AIPS_PACRB_RO6_MASK;
  (void)AIPS_PACRB_RO6_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO6_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO6_SHIFT);
  (void)AIPS_PACRB_AC5_MASK;
  (void)AIPS_PACRB_AC5_SHIFT;
  (void)AIPS_PACRB_AC5(1);
  AIPS_PACRB |= AIPS_PACRB_AC5_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC5_SHIFT);
  (void)AIPS_PACRB_RO5_MASK;
  (void)AIPS_PACRB_RO5_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO5_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO5_SHIFT);
  (void)AIPS_PACRB_AC4_MASK;
  (void)AIPS_PACRB_AC4_SHIFT;
  (void)AIPS_PACRB_AC4(1);
  AIPS_PACRB |= AIPS_PACRB_AC4_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC4_SHIFT);
  (void)AIPS_PACRB_RO4_MASK;
  (void)AIPS_PACRB_RO4_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO4_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO4_SHIFT);
  (void)AIPS_PACRB_AC3_MASK;
  (void)AIPS_PACRB_AC3_SHIFT;
  (void)AIPS_PACRB_AC3(1);
  AIPS_PACRB |= AIPS_PACRB_AC3_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC3_SHIFT);
  (void)AIPS_PACRB_RO3_MASK;
  (void)AIPS_PACRB_RO3_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO3_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO3_SHIFT);
  (void)AIPS_PACRB_AC2_MASK;
  (void)AIPS_PACRB_AC2_SHIFT;
  (void)AIPS_PACRB_AC2(1);
  AIPS_PACRB |= AIPS_PACRB_AC2_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC2_SHIFT);
  (void)AIPS_PACRB_RO2_MASK;
  (void)AIPS_PACRB_RO2_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO2_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO2_SHIFT);
  (void)AIPS_PACRB_AC1_MASK;
  (void)AIPS_PACRB_AC1_SHIFT;
  (void)AIPS_PACRB_AC1(1);
  AIPS_PACRB |= AIPS_PACRB_AC1_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC1_SHIFT);
  (void)AIPS_PACRB_RO1_MASK;
  (void)AIPS_PACRB_RO1_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO1_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO1_SHIFT);
  (void)AIPS_PACRB_AC0_MASK;
  (void)AIPS_PACRB_AC0_SHIFT;
  (void)AIPS_PACRB_AC0(1);
  AIPS_PACRB |= AIPS_PACRB_AC0_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_AC0_SHIFT);
  (void)AIPS_PACRB_RO0_MASK;
  (void)AIPS_PACRB_RO0_SHIFT;
  AIPS_PACRB |= AIPS_PACRB_RO0_MASK;
  AIPS_PACRB &= ~(1U << AIPS_PACRB_RO0_SHIFT);
  AIPS_PACRE_REG(AIPS) = AIPS_PACRE_REG(AIPS) + 1;
  (void)AIPS_PACRE_AC7_MASK;
  (void)AIPS_PACRE_AC7_SHIFT;
  (void)AIPS_PACRE_AC7(1);
  AIPS_PACRE |= AIPS_PACRE_AC7_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC7_SHIFT);
  (void)AIPS_PACRE_RO7_MASK;
  (void)AIPS_PACRE_RO7_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO7_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO7_SHIFT);
  (void)AIPS_PACRE_AC6_MASK;
  (void)AIPS_PACRE_AC6_SHIFT;
  (void)AIPS_PACRE_AC6(1);
  AIPS_PACRE |= AIPS_PACRE_AC6_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC6_SHIFT);
  (void)AIPS_PACRE_RO6_MASK;
  (void)AIPS_PACRE_RO6_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO6_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO6_SHIFT);
  (void)AIPS_PACRE_AC5_MASK;
  (void)AIPS_PACRE_AC5_SHIFT;
  (void)AIPS_PACRE_AC5(1);
  AIPS_PACRE |= AIPS_PACRE_AC5_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC5_SHIFT);
  (void)AIPS_PACRE_RO5_MASK;
  (void)AIPS_PACRE_RO5_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO5_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO5_SHIFT);
  (void)AIPS_PACRE_AC4_MASK;
  (void)AIPS_PACRE_AC4_SHIFT;
  (void)AIPS_PACRE_AC4(1);
  AIPS_PACRE |= AIPS_PACRE_AC4_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC4_SHIFT);
  (void)AIPS_PACRE_RO4_MASK;
  (void)AIPS_PACRE_RO4_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO4_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO4_SHIFT);
  (void)AIPS_PACRE_AC3_MASK;
  (void)AIPS_PACRE_AC3_SHIFT;
  (void)AIPS_PACRE_AC3(1);
  AIPS_PACRE |= AIPS_PACRE_AC3_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC3_SHIFT);
  (void)AIPS_PACRE_RO3_MASK;
  (void)AIPS_PACRE_RO3_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO3_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO3_SHIFT);
  (void)AIPS_PACRE_AC2_MASK;
  (void)AIPS_PACRE_AC2_SHIFT;
  (void)AIPS_PACRE_AC2(1);
  AIPS_PACRE |= AIPS_PACRE_AC2_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC2_SHIFT);
  (void)AIPS_PACRE_RO2_MASK;
  (void)AIPS_PACRE_RO2_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO2_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO2_SHIFT);
  (void)AIPS_PACRE_AC1_MASK;
  (void)AIPS_PACRE_AC1_SHIFT;
  (void)AIPS_PACRE_AC1(1);
  AIPS_PACRE |= AIPS_PACRE_AC1_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC1_SHIFT);
  (void)AIPS_PACRE_RO1_MASK;
  (void)AIPS_PACRE_RO1_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO1_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO1_SHIFT);
  (void)AIPS_PACRE_AC0_MASK;
  (void)AIPS_PACRE_AC0_SHIFT;
  (void)AIPS_PACRE_AC0(1);
  AIPS_PACRE |= AIPS_PACRE_AC0_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_AC0_SHIFT);
  (void)AIPS_PACRE_RO0_MASK;
  (void)AIPS_PACRE_RO0_SHIFT;
  AIPS_PACRE |= AIPS_PACRE_RO0_MASK;
  AIPS_PACRE &= ~(1U << AIPS_PACRE_RO0_SHIFT);
  AIPS_PACRF_REG(AIPS) = AIPS_PACRF_REG(AIPS) + 1;
  (void)AIPS_PACRF_AC7_MASK;
  (void)AIPS_PACRF_AC7_SHIFT;
  (void)AIPS_PACRF_AC7(1);
  AIPS_PACRF |= AIPS_PACRF_AC7_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC7_SHIFT);
  (void)AIPS_PACRF_RO7_MASK;
  (void)AIPS_PACRF_RO7_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO7_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO7_SHIFT);
  (void)AIPS_PACRF_AC6_MASK;
  (void)AIPS_PACRF_AC6_SHIFT;
  (void)AIPS_PACRF_AC6(1);
  AIPS_PACRF |= AIPS_PACRF_AC6_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC6_SHIFT);
  (void)AIPS_PACRF_RO6_MASK;
  (void)AIPS_PACRF_RO6_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO6_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO6_SHIFT);
  (void)AIPS_PACRF_AC5_MASK;
  (void)AIPS_PACRF_AC5_SHIFT;
  (void)AIPS_PACRF_AC5(1);
  AIPS_PACRF |= AIPS_PACRF_AC5_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC5_SHIFT);
  (void)AIPS_PACRF_RO5_MASK;
  (void)AIPS_PACRF_RO5_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO5_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO5_SHIFT);
  (void)AIPS_PACRF_AC4_MASK;
  (void)AIPS_PACRF_AC4_SHIFT;
  (void)AIPS_PACRF_AC4(1);
  AIPS_PACRF |= AIPS_PACRF_AC4_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC4_SHIFT);
  (void)AIPS_PACRF_RO4_MASK;
  (void)AIPS_PACRF_RO4_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO4_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO4_SHIFT);
  (void)AIPS_PACRF_AC3_MASK;
  (void)AIPS_PACRF_AC3_SHIFT;
  (void)AIPS_PACRF_AC3(1);
  AIPS_PACRF |= AIPS_PACRF_AC3_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC3_SHIFT);
  (void)AIPS_PACRF_RO3_MASK;
  (void)AIPS_PACRF_RO3_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO3_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO3_SHIFT);
  (void)AIPS_PACRF_AC2_MASK;
  (void)AIPS_PACRF_AC2_SHIFT;
  (void)AIPS_PACRF_AC2(1);
  AIPS_PACRF |= AIPS_PACRF_AC2_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC2_SHIFT);
  (void)AIPS_PACRF_RO2_MASK;
  (void)AIPS_PACRF_RO2_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO2_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO2_SHIFT);
  (void)AIPS_PACRF_AC1_MASK;
  (void)AIPS_PACRF_AC1_SHIFT;
  (void)AIPS_PACRF_AC1(1);
  AIPS_PACRF |= AIPS_PACRF_AC1_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC1_SHIFT);
  (void)AIPS_PACRF_RO1_MASK;
  (void)AIPS_PACRF_RO1_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO1_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO1_SHIFT);
  (void)AIPS_PACRF_AC0_MASK;
  (void)AIPS_PACRF_AC0_SHIFT;
  (void)AIPS_PACRF_AC0(1);
  AIPS_PACRF |= AIPS_PACRF_AC0_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_AC0_SHIFT);
  (void)AIPS_PACRF_RO0_MASK;
  (void)AIPS_PACRF_RO0_SHIFT;
  AIPS_PACRF |= AIPS_PACRF_RO0_MASK;
  AIPS_PACRF &= ~(1U << AIPS_PACRF_RO0_SHIFT);
  AIPS_PACRG_REG(AIPS) = AIPS_PACRG_REG(AIPS) + 1;
  (void)AIPS_PACRG_AC7_MASK;
  (void)AIPS_PACRG_AC7_SHIFT;
  (void)AIPS_PACRG_AC7(1);
  AIPS_PACRG |= AIPS_PACRG_AC7_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC7_SHIFT);
  (void)AIPS_PACRG_RO7_MASK;
  (void)AIPS_PACRG_RO7_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO7_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO7_SHIFT);
  (void)AIPS_PACRG_AC6_MASK;
  (void)AIPS_PACRG_AC6_SHIFT;
  (void)AIPS_PACRG_AC6(1);
  AIPS_PACRG |= AIPS_PACRG_AC6_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC6_SHIFT);
  (void)AIPS_PACRG_RO6_MASK;
  (void)AIPS_PACRG_RO6_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO6_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO6_SHIFT);
  (void)AIPS_PACRG_AC5_MASK;
  (void)AIPS_PACRG_AC5_SHIFT;
  (void)AIPS_PACRG_AC5(1);
  AIPS_PACRG |= AIPS_PACRG_AC5_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC5_SHIFT);
  (void)AIPS_PACRG_RO5_MASK;
  (void)AIPS_PACRG_RO5_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO5_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO5_SHIFT);
  (void)AIPS_PACRG_AC4_MASK;
  (void)AIPS_PACRG_AC4_SHIFT;
  (void)AIPS_PACRG_AC4(1);
  AIPS_PACRG |= AIPS_PACRG_AC4_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC4_SHIFT);
  (void)AIPS_PACRG_RO4_MASK;
  (void)AIPS_PACRG_RO4_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO4_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO4_SHIFT);
  (void)AIPS_PACRG_AC3_MASK;
  (void)AIPS_PACRG_AC3_SHIFT;
  (void)AIPS_PACRG_AC3(1);
  AIPS_PACRG |= AIPS_PACRG_AC3_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC3_SHIFT);
  (void)AIPS_PACRG_RO3_MASK;
  (void)AIPS_PACRG_RO3_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO3_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO3_SHIFT);
  (void)AIPS_PACRG_AC2_MASK;
  (void)AIPS_PACRG_AC2_SHIFT;
  (void)AIPS_PACRG_AC2(1);
  AIPS_PACRG |= AIPS_PACRG_AC2_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC2_SHIFT);
  (void)AIPS_PACRG_RO2_MASK;
  (void)AIPS_PACRG_RO2_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO2_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO2_SHIFT);
  (void)AIPS_PACRG_AC1_MASK;
  (void)AIPS_PACRG_AC1_SHIFT;
  (void)AIPS_PACRG_AC1(1);
  AIPS_PACRG |= AIPS_PACRG_AC1_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC1_SHIFT);
  (void)AIPS_PACRG_RO1_MASK;
  (void)AIPS_PACRG_RO1_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO1_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO1_SHIFT);
  (void)AIPS_PACRG_AC0_MASK;
  (void)AIPS_PACRG_AC0_SHIFT;
  (void)AIPS_PACRG_AC0(1);
  AIPS_PACRG |= AIPS_PACRG_AC0_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_AC0_SHIFT);
  (void)AIPS_PACRG_RO0_MASK;
  (void)AIPS_PACRG_RO0_SHIFT;
  AIPS_PACRG |= AIPS_PACRG_RO0_MASK;
  AIPS_PACRG &= ~(1U << AIPS_PACRG_RO0_SHIFT);
  AIPS_PACRH_REG(AIPS) = AIPS_PACRH_REG(AIPS) + 1;
  (void)AIPS_PACRH_AC7_MASK;
  (void)AIPS_PACRH_AC7_SHIFT;
  (void)AIPS_PACRH_AC7(1);
  AIPS_PACRH |= AIPS_PACRH_AC7_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC7_SHIFT);
  (void)AIPS_PACRH_RO7_MASK;
  (void)AIPS_PACRH_RO7_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO7_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO7_SHIFT);
  (void)AIPS_PACRH_AC6_MASK;
  (void)AIPS_PACRH_AC6_SHIFT;
  (void)AIPS_PACRH_AC6(1);
  AIPS_PACRH |= AIPS_PACRH_AC6_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC6_SHIFT);
  (void)AIPS_PACRH_RO6_MASK;
  (void)AIPS_PACRH_RO6_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO6_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO6_SHIFT);
  (void)AIPS_PACRH_AC5_MASK;
  (void)AIPS_PACRH_AC5_SHIFT;
  (void)AIPS_PACRH_AC5(1);
  AIPS_PACRH |= AIPS_PACRH_AC5_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC5_SHIFT);
  (void)AIPS_PACRH_RO5_MASK;
  (void)AIPS_PACRH_RO5_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO5_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO5_SHIFT);
  (void)AIPS_PACRH_AC4_MASK;
  (void)AIPS_PACRH_AC4_SHIFT;
  (void)AIPS_PACRH_AC4(1);
  AIPS_PACRH |= AIPS_PACRH_AC4_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC4_SHIFT);
  (void)AIPS_PACRH_RO4_MASK;
  (void)AIPS_PACRH_RO4_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO4_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO4_SHIFT);
  (void)AIPS_PACRH_AC3_MASK;
  (void)AIPS_PACRH_AC3_SHIFT;
  (void)AIPS_PACRH_AC3(1);
  AIPS_PACRH |= AIPS_PACRH_AC3_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC3_SHIFT);
  (void)AIPS_PACRH_RO3_MASK;
  (void)AIPS_PACRH_RO3_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO3_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO3_SHIFT);
  (void)AIPS_PACRH_AC2_MASK;
  (void)AIPS_PACRH_AC2_SHIFT;
  (void)AIPS_PACRH_AC2(1);
  AIPS_PACRH |= AIPS_PACRH_AC2_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC2_SHIFT);
  (void)AIPS_PACRH_RO2_MASK;
  (void)AIPS_PACRH_RO2_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO2_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO2_SHIFT);
  (void)AIPS_PACRH_AC1_MASK;
  (void)AIPS_PACRH_AC1_SHIFT;
  (void)AIPS_PACRH_AC1(1);
  AIPS_PACRH |= AIPS_PACRH_AC1_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC1_SHIFT);
  (void)AIPS_PACRH_RO1_MASK;
  (void)AIPS_PACRH_RO1_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO1_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO1_SHIFT);
  (void)AIPS_PACRH_AC0_MASK;
  (void)AIPS_PACRH_AC0_SHIFT;
  (void)AIPS_PACRH_AC0(1);
  AIPS_PACRH |= AIPS_PACRH_AC0_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_AC0_SHIFT);
  (void)AIPS_PACRH_RO0_MASK;
  (void)AIPS_PACRH_RO0_SHIFT;
  AIPS_PACRH |= AIPS_PACRH_RO0_MASK;
  AIPS_PACRH &= ~(1U << AIPS_PACRH_RO0_SHIFT);
  AIPS_PACRI_REG(AIPS) = AIPS_PACRI_REG(AIPS) + 1;
  (void)AIPS_PACRI_AC7_MASK;
  (void)AIPS_PACRI_AC7_SHIFT;
  (void)AIPS_PACRI_AC7(1);
  AIPS_PACRI |= AIPS_PACRI_AC7_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC7_SHIFT);
  (void)AIPS_PACRI_RO7_MASK;
  (void)AIPS_PACRI_RO7_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO7_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO7_SHIFT);
  (void)AIPS_PACRI_AC6_MASK;
  (void)AIPS_PACRI_AC6_SHIFT;
  (void)AIPS_PACRI_AC6(1);
  AIPS_PACRI |= AIPS_PACRI_AC6_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC6_SHIFT);
  (void)AIPS_PACRI_RO6_MASK;
  (void)AIPS_PACRI_RO6_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO6_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO6_SHIFT);
  (void)AIPS_PACRI_AC5_MASK;
  (void)AIPS_PACRI_AC5_SHIFT;
  (void)AIPS_PACRI_AC5(1);
  AIPS_PACRI |= AIPS_PACRI_AC5_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC5_SHIFT);
  (void)AIPS_PACRI_RO5_MASK;
  (void)AIPS_PACRI_RO5_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO5_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO5_SHIFT);
  (void)AIPS_PACRI_AC4_MASK;
  (void)AIPS_PACRI_AC4_SHIFT;
  (void)AIPS_PACRI_AC4(1);
  AIPS_PACRI |= AIPS_PACRI_AC4_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC4_SHIFT);
  (void)AIPS_PACRI_RO4_MASK;
  (void)AIPS_PACRI_RO4_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO4_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO4_SHIFT);
  (void)AIPS_PACRI_AC3_MASK;
  (void)AIPS_PACRI_AC3_SHIFT;
  (void)AIPS_PACRI_AC3(1);
  AIPS_PACRI |= AIPS_PACRI_AC3_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC3_SHIFT);
  (void)AIPS_PACRI_RO3_MASK;
  (void)AIPS_PACRI_RO3_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO3_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO3_SHIFT);
  (void)AIPS_PACRI_AC2_MASK;
  (void)AIPS_PACRI_AC2_SHIFT;
  (void)AIPS_PACRI_AC2(1);
  AIPS_PACRI |= AIPS_PACRI_AC2_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC2_SHIFT);
  (void)AIPS_PACRI_RO2_MASK;
  (void)AIPS_PACRI_RO2_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO2_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO2_SHIFT);
  (void)AIPS_PACRI_AC1_MASK;
  (void)AIPS_PACRI_AC1_SHIFT;
  (void)AIPS_PACRI_AC1(1);
  AIPS_PACRI |= AIPS_PACRI_AC1_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC1_SHIFT);
  (void)AIPS_PACRI_RO1_MASK;
  (void)AIPS_PACRI_RO1_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO1_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO1_SHIFT);
  (void)AIPS_PACRI_AC0_MASK;
  (void)AIPS_PACRI_AC0_SHIFT;
  (void)AIPS_PACRI_AC0(1);
  AIPS_PACRI |= AIPS_PACRI_AC0_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_AC0_SHIFT);
  (void)AIPS_PACRI_RO0_MASK;
  (void)AIPS_PACRI_RO0_SHIFT;
  AIPS_PACRI |= AIPS_PACRI_RO0_MASK;
  AIPS_PACRI &= ~(1U << AIPS_PACRI_RO0_SHIFT);
  AIPS_PACRJ_REG(AIPS) = AIPS_PACRJ_REG(AIPS) + 1;
  (void)AIPS_PACRJ_AC7_MASK;
  (void)AIPS_PACRJ_AC7_SHIFT;
  (void)AIPS_PACRJ_AC7(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC7_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC7_SHIFT);
  (void)AIPS_PACRJ_RO7_MASK;
  (void)AIPS_PACRJ_RO7_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO7_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO7_SHIFT);
  (void)AIPS_PACRJ_AC6_MASK;
  (void)AIPS_PACRJ_AC6_SHIFT;
  (void)AIPS_PACRJ_AC6(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC6_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC6_SHIFT);
  (void)AIPS_PACRJ_RO6_MASK;
  (void)AIPS_PACRJ_RO6_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO6_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO6_SHIFT);
  (void)AIPS_PACRJ_AC5_MASK;
  (void)AIPS_PACRJ_AC5_SHIFT;
  (void)AIPS_PACRJ_AC5(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC5_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC5_SHIFT);
  (void)AIPS_PACRJ_RO5_MASK;
  (void)AIPS_PACRJ_RO5_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO5_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO5_SHIFT);
  (void)AIPS_PACRJ_AC4_MASK;
  (void)AIPS_PACRJ_AC4_SHIFT;
  (void)AIPS_PACRJ_AC4(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC4_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC4_SHIFT);
  (void)AIPS_PACRJ_RO4_MASK;
  (void)AIPS_PACRJ_RO4_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO4_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO4_SHIFT);
  (void)AIPS_PACRJ_AC3_MASK;
  (void)AIPS_PACRJ_AC3_SHIFT;
  (void)AIPS_PACRJ_AC3(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC3_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC3_SHIFT);
  (void)AIPS_PACRJ_RO3_MASK;
  (void)AIPS_PACRJ_RO3_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO3_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO3_SHIFT);
  (void)AIPS_PACRJ_AC2_MASK;
  (void)AIPS_PACRJ_AC2_SHIFT;
  (void)AIPS_PACRJ_AC2(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC2_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC2_SHIFT);
  (void)AIPS_PACRJ_RO2_MASK;
  (void)AIPS_PACRJ_RO2_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO2_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO2_SHIFT);
  (void)AIPS_PACRJ_AC1_MASK;
  (void)AIPS_PACRJ_AC1_SHIFT;
  (void)AIPS_PACRJ_AC1(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC1_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC1_SHIFT);
  (void)AIPS_PACRJ_RO1_MASK;
  (void)AIPS_PACRJ_RO1_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO1_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO1_SHIFT);
  (void)AIPS_PACRJ_AC0_MASK;
  (void)AIPS_PACRJ_AC0_SHIFT;
  (void)AIPS_PACRJ_AC0(1);
  AIPS_PACRJ |= AIPS_PACRJ_AC0_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_AC0_SHIFT);
  (void)AIPS_PACRJ_RO0_MASK;
  (void)AIPS_PACRJ_RO0_SHIFT;
  AIPS_PACRJ |= AIPS_PACRJ_RO0_MASK;
  AIPS_PACRJ &= ~(1U << AIPS_PACRJ_RO0_SHIFT);
  AIPS_PACRK_REG(AIPS) = AIPS_PACRK_REG(AIPS) + 1;
  (void)AIPS_PACRK_AC7_MASK;
  (void)AIPS_PACRK_AC7_SHIFT;
  (void)AIPS_PACRK_AC7(1);
  AIPS_PACRK |= AIPS_PACRK_AC7_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC7_SHIFT);
  (void)AIPS_PACRK_RO7_MASK;
  (void)AIPS_PACRK_RO7_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO7_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO7_SHIFT);
  (void)AIPS_PACRK_AC6_MASK;
  (void)AIPS_PACRK_AC6_SHIFT;
  (void)AIPS_PACRK_AC6(1);
  AIPS_PACRK |= AIPS_PACRK_AC6_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC6_SHIFT);
  (void)AIPS_PACRK_RO6_MASK;
  (void)AIPS_PACRK_RO6_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO6_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO6_SHIFT);
  (void)AIPS_PACRK_AC5_MASK;
  (void)AIPS_PACRK_AC5_SHIFT;
  (void)AIPS_PACRK_AC5(1);
  AIPS_PACRK |= AIPS_PACRK_AC5_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC5_SHIFT);
  (void)AIPS_PACRK_RO5_MASK;
  (void)AIPS_PACRK_RO5_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO5_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO5_SHIFT);
  (void)AIPS_PACRK_AC4_MASK;
  (void)AIPS_PACRK_AC4_SHIFT;
  (void)AIPS_PACRK_AC4(1);
  AIPS_PACRK |= AIPS_PACRK_AC4_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC4_SHIFT);
  (void)AIPS_PACRK_RO4_MASK;
  (void)AIPS_PACRK_RO4_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO4_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO4_SHIFT);
  (void)AIPS_PACRK_AC3_MASK;
  (void)AIPS_PACRK_AC3_SHIFT;
  (void)AIPS_PACRK_AC3(1);
  AIPS_PACRK |= AIPS_PACRK_AC3_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC3_SHIFT);
  (void)AIPS_PACRK_RO3_MASK;
  (void)AIPS_PACRK_RO3_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO3_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO3_SHIFT);
  (void)AIPS_PACRK_AC2_MASK;
  (void)AIPS_PACRK_AC2_SHIFT;
  (void)AIPS_PACRK_AC2(1);
  AIPS_PACRK |= AIPS_PACRK_AC2_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC2_SHIFT);
  (void)AIPS_PACRK_RO2_MASK;
  (void)AIPS_PACRK_RO2_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO2_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO2_SHIFT);
  (void)AIPS_PACRK_AC1_MASK;
  (void)AIPS_PACRK_AC1_SHIFT;
  (void)AIPS_PACRK_AC1(1);
  AIPS_PACRK |= AIPS_PACRK_AC1_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC1_SHIFT);
  (void)AIPS_PACRK_RO1_MASK;
  (void)AIPS_PACRK_RO1_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO1_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO1_SHIFT);
  (void)AIPS_PACRK_AC0_MASK;
  (void)AIPS_PACRK_AC0_SHIFT;
  (void)AIPS_PACRK_AC0(1);
  AIPS_PACRK |= AIPS_PACRK_AC0_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_AC0_SHIFT);
  (void)AIPS_PACRK_RO0_MASK;
  (void)AIPS_PACRK_RO0_SHIFT;
  AIPS_PACRK |= AIPS_PACRK_RO0_MASK;
  AIPS_PACRK &= ~(1U << AIPS_PACRK_RO0_SHIFT);
  AIPS_PACRL_REG(AIPS) = AIPS_PACRL_REG(AIPS) + 1;
  (void)AIPS_PACRL_AC7_MASK;
  (void)AIPS_PACRL_AC7_SHIFT;
  (void)AIPS_PACRL_AC7(1);
  AIPS_PACRL |= AIPS_PACRL_AC7_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC7_SHIFT);
  (void)AIPS_PACRL_RO7_MASK;
  (void)AIPS_PACRL_RO7_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO7_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO7_SHIFT);
  (void)AIPS_PACRL_AC6_MASK;
  (void)AIPS_PACRL_AC6_SHIFT;
  (void)AIPS_PACRL_AC6(1);
  AIPS_PACRL |= AIPS_PACRL_AC6_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC6_SHIFT);
  (void)AIPS_PACRL_RO6_MASK;
  (void)AIPS_PACRL_RO6_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO6_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO6_SHIFT);
  (void)AIPS_PACRL_AC5_MASK;
  (void)AIPS_PACRL_AC5_SHIFT;
  (void)AIPS_PACRL_AC5(1);
  AIPS_PACRL |= AIPS_PACRL_AC5_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC5_SHIFT);
  (void)AIPS_PACRL_RO5_MASK;
  (void)AIPS_PACRL_RO5_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO5_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO5_SHIFT);
  (void)AIPS_PACRL_AC4_MASK;
  (void)AIPS_PACRL_AC4_SHIFT;
  (void)AIPS_PACRL_AC4(1);
  AIPS_PACRL |= AIPS_PACRL_AC4_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC4_SHIFT);
  (void)AIPS_PACRL_RO4_MASK;
  (void)AIPS_PACRL_RO4_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO4_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO4_SHIFT);
  (void)AIPS_PACRL_AC3_MASK;
  (void)AIPS_PACRL_AC3_SHIFT;
  (void)AIPS_PACRL_AC3(1);
  AIPS_PACRL |= AIPS_PACRL_AC3_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC3_SHIFT);
  (void)AIPS_PACRL_RO3_MASK;
  (void)AIPS_PACRL_RO3_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO3_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO3_SHIFT);
  (void)AIPS_PACRL_AC2_MASK;
  (void)AIPS_PACRL_AC2_SHIFT;
  (void)AIPS_PACRL_AC2(1);
  AIPS_PACRL |= AIPS_PACRL_AC2_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC2_SHIFT);
  (void)AIPS_PACRL_RO2_MASK;
  (void)AIPS_PACRL_RO2_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO2_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO2_SHIFT);
  (void)AIPS_PACRL_AC1_MASK;
  (void)AIPS_PACRL_AC1_SHIFT;
  (void)AIPS_PACRL_AC1(1);
  AIPS_PACRL |= AIPS_PACRL_AC1_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC1_SHIFT);
  (void)AIPS_PACRL_RO1_MASK;
  (void)AIPS_PACRL_RO1_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO1_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO1_SHIFT);
  (void)AIPS_PACRL_AC0_MASK;
  (void)AIPS_PACRL_AC0_SHIFT;
  (void)AIPS_PACRL_AC0(1);
  AIPS_PACRL |= AIPS_PACRL_AC0_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_AC0_SHIFT);
  (void)AIPS_PACRL_RO0_MASK;
  (void)AIPS_PACRL_RO0_SHIFT;
  AIPS_PACRL |= AIPS_PACRL_RO0_MASK;
  AIPS_PACRL &= ~(1U << AIPS_PACRL_RO0_SHIFT);
  AIPS_PACRM_REG(AIPS) = AIPS_PACRM_REG(AIPS) + 1;
  (void)AIPS_PACRM_AC7_MASK;
  (void)AIPS_PACRM_AC7_SHIFT;
  (void)AIPS_PACRM_AC7(1);
  AIPS_PACRM |= AIPS_PACRM_AC7_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC7_SHIFT);
  (void)AIPS_PACRM_RO7_MASK;
  (void)AIPS_PACRM_RO7_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO7_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO7_SHIFT);
  (void)AIPS_PACRM_AC6_MASK;
  (void)AIPS_PACRM_AC6_SHIFT;
  (void)AIPS_PACRM_AC6(1);
  AIPS_PACRM |= AIPS_PACRM_AC6_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC6_SHIFT);
  (void)AIPS_PACRM_RO6_MASK;
  (void)AIPS_PACRM_RO6_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO6_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO6_SHIFT);
  (void)AIPS_PACRM_AC5_MASK;
  (void)AIPS_PACRM_AC5_SHIFT;
  (void)AIPS_PACRM_AC5(1);
  AIPS_PACRM |= AIPS_PACRM_AC5_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC5_SHIFT);
  (void)AIPS_PACRM_RO5_MASK;
  (void)AIPS_PACRM_RO5_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO5_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO5_SHIFT);
  (void)AIPS_PACRM_AC4_MASK;
  (void)AIPS_PACRM_AC4_SHIFT;
  (void)AIPS_PACRM_AC4(1);
  AIPS_PACRM |= AIPS_PACRM_AC4_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC4_SHIFT);
  (void)AIPS_PACRM_RO4_MASK;
  (void)AIPS_PACRM_RO4_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO4_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO4_SHIFT);
  (void)AIPS_PACRM_AC3_MASK;
  (void)AIPS_PACRM_AC3_SHIFT;
  (void)AIPS_PACRM_AC3(1);
  AIPS_PACRM |= AIPS_PACRM_AC3_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC3_SHIFT);
  (void)AIPS_PACRM_RO3_MASK;
  (void)AIPS_PACRM_RO3_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO3_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO3_SHIFT);
  (void)AIPS_PACRM_AC2_MASK;
  (void)AIPS_PACRM_AC2_SHIFT;
  (void)AIPS_PACRM_AC2(1);
  AIPS_PACRM |= AIPS_PACRM_AC2_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC2_SHIFT);
  (void)AIPS_PACRM_RO2_MASK;
  (void)AIPS_PACRM_RO2_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO2_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO2_SHIFT);
  (void)AIPS_PACRM_AC1_MASK;
  (void)AIPS_PACRM_AC1_SHIFT;
  (void)AIPS_PACRM_AC1(1);
  AIPS_PACRM |= AIPS_PACRM_AC1_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC1_SHIFT);
  (void)AIPS_PACRM_RO1_MASK;
  (void)AIPS_PACRM_RO1_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO1_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO1_SHIFT);
  (void)AIPS_PACRM_AC0_MASK;
  (void)AIPS_PACRM_AC0_SHIFT;
  (void)AIPS_PACRM_AC0(1);
  AIPS_PACRM |= AIPS_PACRM_AC0_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_AC0_SHIFT);
  (void)AIPS_PACRM_RO0_MASK;
  (void)AIPS_PACRM_RO0_SHIFT;
  AIPS_PACRM |= AIPS_PACRM_RO0_MASK;
  AIPS_PACRM &= ~(1U << AIPS_PACRM_RO0_SHIFT);
  AIPS_PACRN_REG(AIPS) = AIPS_PACRN_REG(AIPS) + 1;
  (void)AIPS_PACRN_AC7_MASK;
  (void)AIPS_PACRN_AC7_SHIFT;
  (void)AIPS_PACRN_AC7(1);
  AIPS_PACRN |= AIPS_PACRN_AC7_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC7_SHIFT);
  (void)AIPS_PACRN_RO7_MASK;
  (void)AIPS_PACRN_RO7_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO7_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO7_SHIFT);
  (void)AIPS_PACRN_AC6_MASK;
  (void)AIPS_PACRN_AC6_SHIFT;
  (void)AIPS_PACRN_AC6(1);
  AIPS_PACRN |= AIPS_PACRN_AC6_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC6_SHIFT);
  (void)AIPS_PACRN_RO6_MASK;
  (void)AIPS_PACRN_RO6_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO6_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO6_SHIFT);
  (void)AIPS_PACRN_AC5_MASK;
  (void)AIPS_PACRN_AC5_SHIFT;
  (void)AIPS_PACRN_AC5(1);
  AIPS_PACRN |= AIPS_PACRN_AC5_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC5_SHIFT);
  (void)AIPS_PACRN_RO5_MASK;
  (void)AIPS_PACRN_RO5_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO5_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO5_SHIFT);
  (void)AIPS_PACRN_AC4_MASK;
  (void)AIPS_PACRN_AC4_SHIFT;
  (void)AIPS_PACRN_AC4(1);
  AIPS_PACRN |= AIPS_PACRN_AC4_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC4_SHIFT);
  (void)AIPS_PACRN_RO4_MASK;
  (void)AIPS_PACRN_RO4_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO4_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO4_SHIFT);
  (void)AIPS_PACRN_AC3_MASK;
  (void)AIPS_PACRN_AC3_SHIFT;
  (void)AIPS_PACRN_AC3(1);
  AIPS_PACRN |= AIPS_PACRN_AC3_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC3_SHIFT);
  (void)AIPS_PACRN_RO3_MASK;
  (void)AIPS_PACRN_RO3_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO3_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO3_SHIFT);
  (void)AIPS_PACRN_AC2_MASK;
  (void)AIPS_PACRN_AC2_SHIFT;
  (void)AIPS_PACRN_AC2(1);
  AIPS_PACRN |= AIPS_PACRN_AC2_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC2_SHIFT);
  (void)AIPS_PACRN_RO2_MASK;
  (void)AIPS_PACRN_RO2_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO2_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO2_SHIFT);
  (void)AIPS_PACRN_AC1_MASK;
  (void)AIPS_PACRN_AC1_SHIFT;
  (void)AIPS_PACRN_AC1(1);
  AIPS_PACRN |= AIPS_PACRN_AC1_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC1_SHIFT);
  (void)AIPS_PACRN_RO1_MASK;
  (void)AIPS_PACRN_RO1_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO1_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO1_SHIFT);
  (void)AIPS_PACRN_AC0_MASK;
  (void)AIPS_PACRN_AC0_SHIFT;
  (void)AIPS_PACRN_AC0(1);
  AIPS_PACRN |= AIPS_PACRN_AC0_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_AC0_SHIFT);
  (void)AIPS_PACRN_RO0_MASK;
  (void)AIPS_PACRN_RO0_SHIFT;
  AIPS_PACRN |= AIPS_PACRN_RO0_MASK;
  AIPS_PACRN &= ~(1U << AIPS_PACRN_RO0_SHIFT);
  AIPS_PACRO_REG(AIPS) = AIPS_PACRO_REG(AIPS) + 1;
  (void)AIPS_PACRO_AC7_MASK;
  (void)AIPS_PACRO_AC7_SHIFT;
  (void)AIPS_PACRO_AC7(1);
  AIPS_PACRO |= AIPS_PACRO_AC7_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC7_SHIFT);
  (void)AIPS_PACRO_RO7_MASK;
  (void)AIPS_PACRO_RO7_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO7_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO7_SHIFT);
  (void)AIPS_PACRO_AC6_MASK;
  (void)AIPS_PACRO_AC6_SHIFT;
  (void)AIPS_PACRO_AC6(1);
  AIPS_PACRO |= AIPS_PACRO_AC6_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC6_SHIFT);
  (void)AIPS_PACRO_RO6_MASK;
  (void)AIPS_PACRO_RO6_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO6_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO6_SHIFT);
  (void)AIPS_PACRO_AC5_MASK;
  (void)AIPS_PACRO_AC5_SHIFT;
  (void)AIPS_PACRO_AC5(1);
  AIPS_PACRO |= AIPS_PACRO_AC5_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC5_SHIFT);
  (void)AIPS_PACRO_RO5_MASK;
  (void)AIPS_PACRO_RO5_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO5_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO5_SHIFT);
  (void)AIPS_PACRO_AC4_MASK;
  (void)AIPS_PACRO_AC4_SHIFT;
  (void)AIPS_PACRO_AC4(1);
  AIPS_PACRO |= AIPS_PACRO_AC4_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC4_SHIFT);
  (void)AIPS_PACRO_RO4_MASK;
  (void)AIPS_PACRO_RO4_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO4_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO4_SHIFT);
  (void)AIPS_PACRO_AC3_MASK;
  (void)AIPS_PACRO_AC3_SHIFT;
  (void)AIPS_PACRO_AC3(1);
  AIPS_PACRO |= AIPS_PACRO_AC3_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC3_SHIFT);
  (void)AIPS_PACRO_RO3_MASK;
  (void)AIPS_PACRO_RO3_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO3_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO3_SHIFT);
  (void)AIPS_PACRO_AC2_MASK;
  (void)AIPS_PACRO_AC2_SHIFT;
  (void)AIPS_PACRO_AC2(1);
  AIPS_PACRO |= AIPS_PACRO_AC2_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC2_SHIFT);
  (void)AIPS_PACRO_RO2_MASK;
  (void)AIPS_PACRO_RO2_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO2_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO2_SHIFT);
  (void)AIPS_PACRO_AC1_MASK;
  (void)AIPS_PACRO_AC1_SHIFT;
  (void)AIPS_PACRO_AC1(1);
  AIPS_PACRO |= AIPS_PACRO_AC1_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC1_SHIFT);
  (void)AIPS_PACRO_RO1_MASK;
  (void)AIPS_PACRO_RO1_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO1_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO1_SHIFT);
  (void)AIPS_PACRO_AC0_MASK;
  (void)AIPS_PACRO_AC0_SHIFT;
  (void)AIPS_PACRO_AC0(1);
  AIPS_PACRO |= AIPS_PACRO_AC0_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_AC0_SHIFT);
  (void)AIPS_PACRO_RO0_MASK;
  (void)AIPS_PACRO_RO0_SHIFT;
  AIPS_PACRO |= AIPS_PACRO_RO0_MASK;
  AIPS_PACRO &= ~(1U << AIPS_PACRO_RO0_SHIFT);
  AIPS_PACRP_REG(AIPS) = AIPS_PACRP_REG(AIPS) + 1;
  (void)AIPS_PACRP_AC7_MASK;
  (void)AIPS_PACRP_AC7_SHIFT;
  (void)AIPS_PACRP_AC7(1);
  AIPS_PACRP |= AIPS_PACRP_AC7_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC7_SHIFT);
  (void)AIPS_PACRP_RO7_MASK;
  (void)AIPS_PACRP_RO7_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO7_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO7_SHIFT);
  (void)AIPS_PACRP_AC6_MASK;
  (void)AIPS_PACRP_AC6_SHIFT;
  (void)AIPS_PACRP_AC6(1);
  AIPS_PACRP |= AIPS_PACRP_AC6_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC6_SHIFT);
  (void)AIPS_PACRP_RO6_MASK;
  (void)AIPS_PACRP_RO6_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO6_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO6_SHIFT);
  (void)AIPS_PACRP_AC5_MASK;
  (void)AIPS_PACRP_AC5_SHIFT;
  (void)AIPS_PACRP_AC5(1);
  AIPS_PACRP |= AIPS_PACRP_AC5_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC5_SHIFT);
  (void)AIPS_PACRP_RO5_MASK;
  (void)AIPS_PACRP_RO5_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO5_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO5_SHIFT);
  (void)AIPS_PACRP_AC4_MASK;
  (void)AIPS_PACRP_AC4_SHIFT;
  (void)AIPS_PACRP_AC4(1);
  AIPS_PACRP |= AIPS_PACRP_AC4_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC4_SHIFT);
  (void)AIPS_PACRP_RO4_MASK;
  (void)AIPS_PACRP_RO4_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO4_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO4_SHIFT);
  (void)AIPS_PACRP_AC3_MASK;
  (void)AIPS_PACRP_AC3_SHIFT;
  (void)AIPS_PACRP_AC3(1);
  AIPS_PACRP |= AIPS_PACRP_AC3_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC3_SHIFT);
  (void)AIPS_PACRP_RO3_MASK;
  (void)AIPS_PACRP_RO3_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO3_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO3_SHIFT);
  (void)AIPS_PACRP_AC2_MASK;
  (void)AIPS_PACRP_AC2_SHIFT;
  (void)AIPS_PACRP_AC2(1);
  AIPS_PACRP |= AIPS_PACRP_AC2_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC2_SHIFT);
  (void)AIPS_PACRP_RO2_MASK;
  (void)AIPS_PACRP_RO2_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO2_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO2_SHIFT);
  (void)AIPS_PACRP_AC1_MASK;
  (void)AIPS_PACRP_AC1_SHIFT;
  (void)AIPS_PACRP_AC1(1);
  AIPS_PACRP |= AIPS_PACRP_AC1_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC1_SHIFT);
  (void)AIPS_PACRP_RO1_MASK;
  (void)AIPS_PACRP_RO1_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO1_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO1_SHIFT);
  (void)AIPS_PACRP_AC0_MASK;
  (void)AIPS_PACRP_AC0_SHIFT;
  (void)AIPS_PACRP_AC0(1);
  AIPS_PACRP |= AIPS_PACRP_AC0_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_AC0_SHIFT);
  (void)AIPS_PACRP_RO0_MASK;
  (void)AIPS_PACRP_RO0_SHIFT;
  AIPS_PACRP |= AIPS_PACRP_RO0_MASK;
  AIPS_PACRP &= ~(1U << AIPS_PACRP_RO0_SHIFT);
}

void test_CMP(void) {
  (void)CMP0_BASE;
  (void)CMP0;
  (void)CMP1_BASE;
  (void)CMP1;
  CMP0_CR0 = CMP0_CR0 + 1;
  CMP0_CR1 = CMP0_CR1 + 1;
  CMP0_FPR = CMP0_FPR + 1;
  CMP0_SCR = CMP0_SCR + 1;
  CMP0_DACCR = CMP0_DACCR + 1;
  CMP0_MUXCR = CMP0_MUXCR + 1;
  CMP1_CR0 = CMP1_CR0 + 1;
  CMP1_CR1 = CMP1_CR1 + 1;
  CMP1_FPR = CMP1_FPR + 1;
  CMP1_SCR = CMP1_SCR + 1;
  CMP1_DACCR = CMP1_DACCR + 1;
  CMP1_MUXCR = CMP1_MUXCR + 1;
  CMP_CR0_REG(CMP0) = CMP_CR0_REG(CMP0) + 1;
  CMP_CR0_REG(CMP1) = CMP_CR0_REG(CMP1) + 1;
  (void)CMP_CR0_HYSTCTR_MASK;
  (void)CMP_CR0_HYSTCTR_SHIFT;
  (void)CMP_CR0_HYSTCTR(1);
  CMP0_CR0 |= CMP_CR0_HYSTCTR_MASK;
  CMP0_CR0 &= ~(1U << CMP_CR0_HYSTCTR_SHIFT);
  (void)CMP_CR0_FILTER_CNT_MASK;
  (void)CMP_CR0_FILTER_CNT_SHIFT;
  (void)CMP_CR0_FILTER_CNT(1);
  CMP0_CR0 |= CMP_CR0_FILTER_CNT_MASK;
  CMP0_CR0 &= ~(1U << CMP_CR0_FILTER_CNT_SHIFT);
  CMP_CR1_REG(CMP0) = CMP_CR1_REG(CMP0) + 1;
  CMP_CR1_REG(CMP1) = CMP_CR1_REG(CMP1) + 1;
  (void)CMP_CR1_EN_MASK;
  (void)CMP_CR1_EN_SHIFT;
  CMP0_CR1 |= CMP_CR1_EN_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_EN_SHIFT);
  (void)CMP_CR1_OPE_MASK;
  (void)CMP_CR1_OPE_SHIFT;
  CMP0_CR1 |= CMP_CR1_OPE_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_OPE_SHIFT);
  (void)CMP_CR1_COS_MASK;
  (void)CMP_CR1_COS_SHIFT;
  CMP0_CR1 |= CMP_CR1_COS_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_COS_SHIFT);
  (void)CMP_CR1_INV_MASK;
  (void)CMP_CR1_INV_SHIFT;
  CMP0_CR1 |= CMP_CR1_INV_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_INV_SHIFT);
  (void)CMP_CR1_PMODE_MASK;
  (void)CMP_CR1_PMODE_SHIFT;
  CMP0_CR1 |= CMP_CR1_PMODE_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_PMODE_SHIFT);
  (void)CMP_CR1_TRIGM_MASK;
  (void)CMP_CR1_TRIGM_SHIFT;
  CMP0_CR1 |= CMP_CR1_TRIGM_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_TRIGM_SHIFT);
  (void)CMP_CR1_WE_MASK;
  (void)CMP_CR1_WE_SHIFT;
  CMP0_CR1 |= CMP_CR1_WE_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_WE_SHIFT);
  (void)CMP_CR1_SE_MASK;
  (void)CMP_CR1_SE_SHIFT;
  CMP0_CR1 |= CMP_CR1_SE_MASK;
  CMP0_CR1 &= ~(1U << CMP_CR1_SE_SHIFT);
  CMP_FPR_REG(CMP0) = CMP_FPR_REG(CMP0) + 1;
  CMP_FPR_REG(CMP1) = CMP_FPR_REG(CMP1) + 1;
  (void)CMP_FPR_FILT_PER_MASK;
  (void)CMP_FPR_FILT_PER_SHIFT;
  (void)CMP_FPR_FILT_PER(1);
  CMP0_FPR |= CMP_FPR_FILT_PER_MASK;
  CMP0_FPR &= ~(1U << CMP_FPR_FILT_PER_SHIFT);
  CMP_SCR_REG(CMP0) = CMP_SCR_REG(CMP0) + 1;
  CMP_SCR_REG(CMP1) = CMP_SCR_REG(CMP1) + 1;
  (void)CMP_SCR_COUT_MASK;
  (void)CMP_SCR_COUT_SHIFT;
  CMP0_SCR |= CMP_SCR_COUT_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_COUT_SHIFT);
  (void)CMP_SCR_CFF_MASK;
  (void)CMP_SCR_CFF_SHIFT;
  CMP0_SCR |= CMP_SCR_CFF_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_CFF_SHIFT);
  (void)CMP_SCR_CFR_MASK;
  (void)CMP_SCR_CFR_SHIFT;
  CMP0_SCR |= CMP_SCR_CFR_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_CFR_SHIFT);
  (void)CMP_SCR_IEF_MASK;
  (void)CMP_SCR_IEF_SHIFT;
  CMP0_SCR |= CMP_SCR_IEF_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_IEF_SHIFT);
  (void)CMP_SCR_IER_MASK;
  (void)CMP_SCR_IER_SHIFT;
  CMP0_SCR |= CMP_SCR_IER_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_IER_SHIFT);
  (void)CMP_SCR_DMAEN_MASK;
  (void)CMP_SCR_DMAEN_SHIFT;
  CMP0_SCR |= CMP_SCR_DMAEN_MASK;
  CMP0_SCR &= ~(1U << CMP_SCR_DMAEN_SHIFT);
  CMP_DACCR_REG(CMP0) = CMP_DACCR_REG(CMP0) + 1;
  CMP_DACCR_REG(CMP1) = CMP_DACCR_REG(CMP1) + 1;
  (void)CMP_DACCR_VOSEL_MASK;
  (void)CMP_DACCR_VOSEL_SHIFT;
  (void)CMP_DACCR_VOSEL(1);
  CMP0_DACCR |= CMP_DACCR_VOSEL_MASK;
  CMP0_DACCR &= ~(1U << CMP_DACCR_VOSEL_SHIFT);
  (void)CMP_DACCR_VRSEL_MASK;
  (void)CMP_DACCR_VRSEL_SHIFT;
  CMP0_DACCR |= CMP_DACCR_VRSEL_MASK;
  CMP0_DACCR &= ~(1U << CMP_DACCR_VRSEL_SHIFT);
  (void)CMP_DACCR_DACEN_MASK;
  (void)CMP_DACCR_DACEN_SHIFT;
  CMP0_DACCR |= CMP_DACCR_DACEN_MASK;
  CMP0_DACCR &= ~(1U << CMP_DACCR_DACEN_SHIFT);
  CMP_MUXCR_REG(CMP0) = CMP_MUXCR_REG(CMP0) + 1;
  CMP_MUXCR_REG(CMP1) = CMP_MUXCR_REG(CMP1) + 1;
  (void)CMP_MUXCR_MSEL_MASK;
  (void)CMP_MUXCR_MSEL_SHIFT;
  (void)CMP_MUXCR_MSEL(1);
  CMP0_MUXCR |= CMP_MUXCR_MSEL_MASK;
  CMP0_MUXCR &= ~(1U << CMP_MUXCR_MSEL_SHIFT);
  (void)CMP_MUXCR_PSEL_MASK;
  (void)CMP_MUXCR_PSEL_SHIFT;
  (void)CMP_MUXCR_PSEL(1);
  CMP0_MUXCR |= CMP_MUXCR_PSEL_MASK;
  CMP0_MUXCR &= ~(1U << CMP_MUXCR_PSEL_SHIFT);
}

void test_CRC(void) {
  (void)CRC_BASE;
  (void)CRC0;
  CRC_DATA = CRC_DATA + 1;
  CRC_DATAL = CRC_DATAL + 1;
  CRC_DATALL = CRC_DATALL + 1;
  CRC_DATALU = CRC_DATALU + 1;
  CRC_DATAH = CRC_DATAH + 1;
  CRC_DATAHL = CRC_DATAHL + 1;
  CRC_DATAHU = CRC_DATAHU + 1;
  CRC_GPOLY = CRC_GPOLY + 1;
  CRC_GPOLYL = CRC_GPOLYL + 1;
  CRC_GPOLYLL = CRC_GPOLYLL + 1;
  CRC_GPOLYLU = CRC_GPOLYLU + 1;
  CRC_GPOLYH = CRC_GPOLYH + 1;
  CRC_GPOLYHL = CRC_GPOLYHL + 1;
  CRC_GPOLYHU = CRC_GPOLYHU + 1;
  CRC_CTRL = CRC_CTRL + 1;
  CRC_CTRLHU = CRC_CTRLHU + 1;
  CRC_DATAL_REG(CRC0) = CRC_DATAL_REG(CRC0) + 1;
  (void)CRC_DATAL_DATAL_MASK;
  (void)CRC_DATAL_DATAL_SHIFT;
  (void)CRC_DATAL_DATAL(1);
  CRC_DATAL |= CRC_DATAL_DATAL_MASK;
  CRC_DATAL &= ~(1U << CRC_DATAL_DATAL_SHIFT);
  CRC_DATAH_REG(CRC0) = CRC_DATAH_REG(CRC0) + 1;
  (void)CRC_DATAH_DATAH_MASK;
  (void)CRC_DATAH_DATAH_SHIFT;
  (void)CRC_DATAH_DATAH(1);
  CRC_DATAH |= CRC_DATAH_DATAH_MASK;
  CRC_DATAH &= ~(1U << CRC_DATAH_DATAH_SHIFT);
  CRC_DATA_REG(CRC0) = CRC_DATA_REG(CRC0) + 1;
  (void)CRC_DATA_LL_MASK;
  (void)CRC_DATA_LL_SHIFT;
  (void)CRC_DATA_LL(1);
  CRC_DATA |= CRC_DATA_LL_MASK;
  CRC_DATA &= ~(1U << CRC_DATA_LL_SHIFT);
  (void)CRC_DATA_LU_MASK;
  (void)CRC_DATA_LU_SHIFT;
  (void)CRC_DATA_LU(1);
  CRC_DATA |= CRC_DATA_LU_MASK;
  CRC_DATA &= ~(1U << CRC_DATA_LU_SHIFT);
  (void)CRC_DATA_HL_MASK;
  (void)CRC_DATA_HL_SHIFT;
  (void)CRC_DATA_HL(1);
  CRC_DATA |= CRC_DATA_HL_MASK;
  CRC_DATA &= ~(1U << CRC_DATA_HL_SHIFT);
  (void)CRC_DATA_HU_MASK;
  (void)CRC_DATA_HU_SHIFT;
  (void)CRC_DATA_HU(1);
  CRC_DATA |= CRC_DATA_HU_MASK;
  CRC_DATA &= ~(1U << CRC_DATA_HU_SHIFT);
  CRC_DATALL_REG(CRC0) = CRC_DATALL_REG(CRC0) + 1;
  (void)CRC_DATALL_DATALL_MASK;
  (void)CRC_DATALL_DATALL_SHIFT;
  (void)CRC_DATALL_DATALL(1);
  CRC_DATALL |= CRC_DATALL_DATALL_MASK;
  CRC_DATALL &= ~(1U << CRC_DATALL_DATALL_SHIFT);
  CRC_DATALU_REG(CRC0) = CRC_DATALU_REG(CRC0) + 1;
  (void)CRC_DATALU_DATALU_MASK;
  (void)CRC_DATALU_DATALU_SHIFT;
  (void)CRC_DATALU_DATALU(1);
  CRC_DATALU |= CRC_DATALU_DATALU_MASK;
  CRC_DATALU &= ~(1U << CRC_DATALU_DATALU_SHIFT);
  CRC_DATAHL_REG(CRC0) = CRC_DATAHL_REG(CRC0) + 1;
  (void)CRC_DATAHL_DATAHL_MASK;
  (void)CRC_DATAHL_DATAHL_SHIFT;
  (void)CRC_DATAHL_DATAHL(1);
  CRC_DATAHL |= CRC_DATAHL_DATAHL_MASK;
  CRC_DATAHL &= ~(1U << CRC_DATAHL_DATAHL_SHIFT);
  CRC_DATAHU_REG(CRC0) = CRC_DATAHU_REG(CRC0) + 1;
  (void)CRC_DATAHU_DATAHU_MASK;
  (void)CRC_DATAHU_DATAHU_SHIFT;
  (void)CRC_DATAHU_DATAHU(1);
  CRC_DATAHU |= CRC_DATAHU_DATAHU_MASK;
  CRC_DATAHU &= ~(1U << CRC_DATAHU_DATAHU_SHIFT);
  CRC_GPOLYL_REG(CRC0) = CRC_GPOLYL_REG(CRC0) + 1;
  (void)CRC_GPOLYL_GPOLYL_MASK;
  (void)CRC_GPOLYL_GPOLYL_SHIFT;
  (void)CRC_GPOLYL_GPOLYL(1);
  CRC_GPOLYL |= CRC_GPOLYL_GPOLYL_MASK;
  CRC_GPOLYL &= ~(1U << CRC_GPOLYL_GPOLYL_SHIFT);
  CRC_GPOLYH_REG(CRC0) = CRC_GPOLYH_REG(CRC0) + 1;
  (void)CRC_GPOLYH_GPOLYH_MASK;
  (void)CRC_GPOLYH_GPOLYH_SHIFT;
  (void)CRC_GPOLYH_GPOLYH(1);
  CRC_GPOLYH |= CRC_GPOLYH_GPOLYH_MASK;
  CRC_GPOLYH &= ~(1U << CRC_GPOLYH_GPOLYH_SHIFT);
  CRC_GPOLY_REG(CRC0) = CRC_GPOLY_REG(CRC0) + 1;
  (void)CRC_GPOLY_LOW_MASK;
  (void)CRC_GPOLY_LOW_SHIFT;
  (void)CRC_GPOLY_LOW(1);
  CRC_GPOLY |= CRC_GPOLY_LOW_MASK;
  CRC_GPOLY &= ~(1U << CRC_GPOLY_LOW_SHIFT);
  (void)CRC_GPOLY_HIGH_MASK;
  (void)CRC_GPOLY_HIGH_SHIFT;
  (void)CRC_GPOLY_HIGH(1);
  CRC_GPOLY |= CRC_GPOLY_HIGH_MASK;
  CRC_GPOLY &= ~(1U << CRC_GPOLY_HIGH_SHIFT);
  CRC_GPOLYLL_REG(CRC0) = CRC_GPOLYLL_REG(CRC0) + 1;
  (void)CRC_GPOLYLL_GPOLYLL_MASK;
  (void)CRC_GPOLYLL_GPOLYLL_SHIFT;
  (void)CRC_GPOLYLL_GPOLYLL(1);
  CRC_GPOLYLL |= CRC_GPOLYLL_GPOLYLL_MASK;
  CRC_GPOLYLL &= ~(1U << CRC_GPOLYLL_GPOLYLL_SHIFT);
  CRC_GPOLYLU_REG(CRC0) = CRC_GPOLYLU_REG(CRC0) + 1;
  (void)CRC_GPOLYLU_GPOLYLU_MASK;
  (void)CRC_GPOLYLU_GPOLYLU_SHIFT;
  (void)CRC_GPOLYLU_GPOLYLU(1);
  CRC_GPOLYLU |= CRC_GPOLYLU_GPOLYLU_MASK;
  CRC_GPOLYLU &= ~(1U << CRC_GPOLYLU_GPOLYLU_SHIFT);
  CRC_GPOLYHL_REG(CRC0) = CRC_GPOLYHL_REG(CRC0) + 1;
  (void)CRC_GPOLYHL_GPOLYHL_MASK;
  (void)CRC_GPOLYHL_GPOLYHL_SHIFT;
  (void)CRC_GPOLYHL_GPOLYHL(1);
  CRC_GPOLYHL |= CRC_GPOLYHL_GPOLYHL_MASK;
  CRC_GPOLYHL &= ~(1U << CRC_GPOLYHL_GPOLYHL_SHIFT);
  CRC_GPOLYHU_REG(CRC0) = CRC_GPOLYHU_REG(CRC0) + 1;
  (void)CRC_GPOLYHU_GPOLYHU_MASK;
  (void)CRC_GPOLYHU_GPOLYHU_SHIFT;
  (void)CRC_GPOLYHU_GPOLYHU(1);
  CRC_GPOLYHU |= CRC_GPOLYHU_GPOLYHU_MASK;
  CRC_GPOLYHU &= ~(1U << CRC_GPOLYHU_GPOLYHU_SHIFT);
  CRC_CTRL_REG(CRC0) = CRC_CTRL_REG(CRC0) + 1;
  (void)CRC_CTRL_TCRC_MASK;
  (void)CRC_CTRL_TCRC_SHIFT;
  CRC_CTRL |= CRC_CTRL_TCRC_MASK;
  CRC_CTRL &= ~(1U << CRC_CTRL_TCRC_SHIFT);
  (void)CRC_CTRL_WAS_MASK;
  (void)CRC_CTRL_WAS_SHIFT;
  CRC_CTRL |= CRC_CTRL_WAS_MASK;
  CRC_CTRL &= ~(1U << CRC_CTRL_WAS_SHIFT);
  (void)CRC_CTRL_FXOR_MASK;
  (void)CRC_CTRL_FXOR_SHIFT;
  CRC_CTRL |= CRC_CTRL_FXOR_MASK;
  CRC_CTRL &= ~(1U << CRC_CTRL_FXOR_SHIFT);
  (void)CRC_CTRL_TOTR_MASK;
  (void)CRC_CTRL_TOTR_SHIFT;
  (void)CRC_CTRL_TOTR(1);
  CRC_CTRL |= CRC_CTRL_TOTR_MASK;
  CRC_CTRL &= ~(1U << CRC_CTRL_TOTR_SHIFT);
  (void)CRC_CTRL_TOT_MASK;
  (void)CRC_CTRL_TOT_SHIFT;
  (void)CRC_CTRL_TOT(1);
  CRC_CTRL |= CRC_CTRL_TOT_MASK;
  CRC_CTRL &= ~(1U << CRC_CTRL_TOT_SHIFT);
  CRC_CTRLHU_REG(CRC0) = CRC_CTRLHU_REG(CRC0) + 1;
  (void)CRC_CTRLHU_TCRC_MASK;
  (void)CRC_CTRLHU_TCRC_SHIFT;
  CRC_CTRLHU |= CRC_CTRLHU_TCRC_MASK;
  CRC_CTRLHU &= ~(1U << CRC_CTRLHU_TCRC_SHIFT);
  (void)CRC_CTRLHU_WAS_MASK;
  (void)CRC_CTRLHU_WAS_SHIFT;
  CRC_CTRLHU |= CRC_CTRLHU_WAS_MASK;
  CRC_CTRLHU &= ~(1U << CRC_CTRLHU_WAS_SHIFT);
  (void)CRC_CTRLHU_FXOR_MASK;
  (void)CRC_CTRLHU_FXOR_SHIFT;
  CRC_CTRLHU |= CRC_CTRLHU_FXOR_MASK;
  CRC_CTRLHU &= ~(1U << CRC_CTRLHU_FXOR_SHIFT);
  (void)CRC_CTRLHU_TOTR_MASK;
  (void)CRC_CTRLHU_TOTR_SHIFT;
  (void)CRC_CTRLHU_TOTR(1);
  CRC_CTRLHU |= CRC_CTRLHU_TOTR_MASK;
  CRC_CTRLHU &= ~(1U << CRC_CTRLHU_TOTR_SHIFT);
  (void)CRC_CTRLHU_TOT_MASK;
  (void)CRC_CTRLHU_TOT_SHIFT;
  (void)CRC_CTRLHU_TOT(1);
  CRC_CTRLHU |= CRC_CTRLHU_TOT_MASK;
  CRC_CTRLHU &= ~(1U << CRC_CTRLHU_TOT_SHIFT);
}

void test_DMA(void) {
  (void)DMA_BASE;
  (void)DMA0;
  DMA_SAR0 = DMA_SAR0 + 1;
  DMA_DAR0 = DMA_DAR0 + 1;
  DMA_DSR_BCR0 = DMA_DSR_BCR0 + 1;
  DMA_DSR0 = DMA_DSR0 + 1;
  DMA_DCR0 = DMA_DCR0 + 1;
  DMA_SAR1 = DMA_SAR1 + 1;
  DMA_DAR1 = DMA_DAR1 + 1;
  DMA_DSR_BCR1 = DMA_DSR_BCR1 + 1;
  DMA_DSR1 = DMA_DSR1 + 1;
  DMA_DCR1 = DMA_DCR1 + 1;
  DMA_SAR2 = DMA_SAR2 + 1;
  DMA_DAR2 = DMA_DAR2 + 1;
  DMA_DSR_BCR2 = DMA_DSR_BCR2 + 1;
  DMA_DSR2 = DMA_DSR2 + 1;
  DMA_DCR2 = DMA_DCR2 + 1;
  DMA_SAR3 = DMA_SAR3 + 1;
  DMA_DAR3 = DMA_DAR3 + 1;
  DMA_DSR_BCR3 = DMA_DSR_BCR3 + 1;
  DMA_DSR3 = DMA_DSR3 + 1;
  DMA_DCR3 = DMA_DCR3 + 1;
  DMA_SAR_REG(DMA0,0) = DMA_SAR_REG(DMA0,0) + 1;
  DMA_SAR(0) = DMA_SAR(0) + 1;
  (void)DMA_SAR_SAR_MASK;
  (void)DMA_SAR_SAR_SHIFT;
  (void)DMA_SAR_SAR(1);
  DMA_SAR0 |= DMA_SAR_SAR_MASK;
  DMA_SAR0 &= ~(1U << DMA_SAR_SAR_SHIFT);
  DMA_DAR_REG(DMA0,0) = DMA_DAR_REG(DMA0,0) + 1;
  DMA_DAR(0) = DMA_DAR(0) + 1;
  (void)DMA_DAR_DAR_MASK;
  (void)DMA_DAR_DAR_SHIFT;
  (void)DMA_DAR_DAR(1);
  DMA_DAR0 |= DMA_DAR_DAR_MASK;
  DMA_DAR0 &= ~(1U << DMA_DAR_DAR_SHIFT);
  DMA_DSR_BCR_REG(DMA0,0) = DMA_DSR_BCR_REG(DMA0,0) + 1;
  DMA_DSR_BCR(0) = DMA_DSR_BCR(0) + 1;
  (void)DMA_DSR_BCR_BCR_MASK;
  (void)DMA_DSR_BCR_BCR_SHIFT;
  (void)DMA_DSR_BCR_BCR(1);
  DMA_DSR_BCR0 |= DMA_DSR_BCR_BCR_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_BCR_SHIFT);
  (void)DMA_DSR_BCR_DONE_MASK;
  (void)DMA_DSR_BCR_DONE_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_DONE_SHIFT);
  (void)DMA_DSR_BCR_BSY_MASK;
  (void)DMA_DSR_BCR_BSY_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_BSY_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_BSY_SHIFT);
  (void)DMA_DSR_BCR_REQ_MASK;
  (void)DMA_DSR_BCR_REQ_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_REQ_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_REQ_SHIFT);
  (void)DMA_DSR_BCR_BED_MASK;
  (void)DMA_DSR_BCR_BED_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_BED_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_BED_SHIFT);
  (void)DMA_DSR_BCR_BES_MASK;
  (void)DMA_DSR_BCR_BES_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_BES_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_BES_SHIFT);
  (void)DMA_DSR_BCR_CE_MASK;
  (void)DMA_DSR_BCR_CE_SHIFT;
  DMA_DSR_BCR0 |= DMA_DSR_BCR_CE_MASK;
  DMA_DSR_BCR0 &= ~(1U << DMA_DSR_BCR_CE_SHIFT);
  DMA_DSR_REG(DMA0,0) = DMA_DSR_REG(DMA0,0) + 1;
  DMA_DSR(0) = DMA_DSR(0) + 1;
  DMA_DCR_REG(DMA0,0) = DMA_DCR_REG(DMA0,0) + 1;
  DMA_DCR(0) = DMA_DCR(0) + 1;
  (void)DMA_DCR_LCH2_MASK;
  (void)DMA_DCR_LCH2_SHIFT;
  (void)DMA_DCR_LCH2(1);
  DMA_DCR0 |= DMA_DCR_LCH2_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_LCH2_SHIFT);
  (void)DMA_DCR_LCH1_MASK;
  (void)DMA_DCR_LCH1_SHIFT;
  (void)DMA_DCR_LCH1(1);
  DMA_DCR0 |= DMA_DCR_LCH1_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_LCH1_SHIFT);
  (void)DMA_DCR_LINKCC_MASK;
  (void)DMA_DCR_LINKCC_SHIFT;
  (void)DMA_DCR_LINKCC(1);
  DMA_DCR0 |= DMA_DCR_LINKCC_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_LINKCC_SHIFT);
  (void)DMA_DCR_D_REQ_MASK;
  (void)DMA_DCR_D_REQ_SHIFT;
  DMA_DCR0 |= DMA_DCR_D_REQ_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_D_REQ_SHIFT);
  (void)DMA_DCR_DMOD_MASK;
  (void)DMA_DCR_DMOD_SHIFT;
  (void)DMA_DCR_DMOD(1);
  DMA_DCR0 |= DMA_DCR_DMOD_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_DMOD_SHIFT);
  (void)DMA_DCR_SMOD_MASK;
  (void)DMA_DCR_SMOD_SHIFT;
  (void)DMA_DCR_SMOD(1);
  DMA_DCR0 |= DMA_DCR_SMOD_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_SMOD_SHIFT);
  (void)DMA_DCR_START_MASK;
  (void)DMA_DCR_START_SHIFT;
  DMA_DCR0 |= DMA_DCR_START_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_START_SHIFT);
  (void)DMA_DCR_DSIZE_MASK;
  (void)DMA_DCR_DSIZE_SHIFT;
  (void)DMA_DCR_DSIZE(1);
  DMA_DCR0 |= DMA_DCR_DSIZE_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_DSIZE_SHIFT);
  (void)DMA_DCR_DINC_MASK;
  (void)DMA_DCR_DINC_SHIFT;
  DMA_DCR0 |= DMA_DCR_DINC_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_DINC_SHIFT);
  (void)DMA_DCR_SSIZE_MASK;
  (void)DMA_DCR_SSIZE_SHIFT;
  (void)DMA_DCR_SSIZE(1);
  DMA_DCR0 |= DMA_DCR_SSIZE_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_SSIZE_SHIFT);
  (void)DMA_DCR_SINC_MASK;
  (void)DMA_DCR_SINC_SHIFT;
  DMA_DCR0 |= DMA_DCR_SINC_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_SINC_SHIFT);
  (void)DMA_DCR_EADREQ_MASK;
  (void)DMA_DCR_EADREQ_SHIFT;
  DMA_DCR0 |= DMA_DCR_EADREQ_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_EADREQ_SHIFT);
  (void)DMA_DCR_UMNSM_MASK;
  (void)DMA_DCR_UMNSM_SHIFT;
  (void)DMA_DCR_UMNSM(1);
  DMA_DCR0 |= DMA_DCR_UMNSM_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_UMNSM_SHIFT);
  (void)DMA_DCR_CHACR_MASK;
  (void)DMA_DCR_CHACR_SHIFT;
  (void)DMA_DCR_CHACR(1);
  DMA_DCR0 |= DMA_DCR_CHACR_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_CHACR_SHIFT);
  (void)DMA_DCR_AA_MASK;
  (void)DMA_DCR_AA_SHIFT;
  DMA_DCR0 |= DMA_DCR_AA_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_AA_SHIFT);
  (void)DMA_DCR_CS_MASK;
  (void)DMA_DCR_CS_SHIFT;
  DMA_DCR0 |= DMA_DCR_CS_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_CS_SHIFT);
  (void)DMA_DCR_ERQ_MASK;
  (void)DMA_DCR_ERQ_SHIFT;
  DMA_DCR0 |= DMA_DCR_ERQ_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_ERQ_SHIFT);
  (void)DMA_DCR_EINT_MASK;
  (void)DMA_DCR_EINT_SHIFT;
  DMA_DCR0 |= DMA_DCR_EINT_MASK;
  DMA_DCR0 &= ~(1U << DMA_DCR_EINT_SHIFT);
}

void test_DMAMUX(void) {
  (void)DMAMUX0_BASE;
  (void)DMAMUX0;
  (void)DMAMUX1_BASE;
  (void)DMAMUX1;
  (void)DMAMUX2_BASE;
  (void)DMAMUX2;
  (void)DMAMUX3_BASE;
  (void)DMAMUX3;
  DMAMUX0_CHCFG = DMAMUX0_CHCFG + 1;
  DMAMUX1_CHCFG = DMAMUX1_CHCFG + 1;
  DMAMUX2_CHCFG = DMAMUX2_CHCFG + 1;
  DMAMUX3_CHCFG = DMAMUX3_CHCFG + 1;
  DMAMUX_CHCFG_REG(DMAMUX0) = DMAMUX_CHCFG_REG(DMAMUX0) + 1;
  DMAMUX_CHCFG_REG(DMAMUX1) = DMAMUX_CHCFG_REG(DMAMUX1) + 1;
  DMAMUX_CHCFG_REG(DMAMUX2) = DMAMUX_CHCFG_REG(DMAMUX2) + 1;
  DMAMUX_CHCFG_REG(DMAMUX3) = DMAMUX_CHCFG_REG(DMAMUX3) + 1;
  (void)DMAMUX_CHCFG_SOURCE_MASK;
  (void)DMAMUX_CHCFG_SOURCE_SHIFT;
  (void)DMAMUX_CHCFG_SOURCE(1);
  DMAMUX0_CHCFG |= DMAMUX_CHCFG_SOURCE_MASK;
  DMAMUX0_CHCFG &= ~(1U << DMAMUX_CHCFG_SOURCE_SHIFT);
  (void)DMAMUX_CHCFG_TRIG_MASK;
  (void)DMAMUX_CHCFG_TRIG_SHIFT;
  DMAMUX0_CHCFG |= DMAMUX_CHCFG_TRIG_MASK;
  DMAMUX0_CHCFG &= ~(1U << DMAMUX_CHCFG_TRIG_SHIFT);
  (void)DMAMUX_CHCFG_ENBL_MASK;
  (void)DMAMUX_CHCFG_ENBL_SHIFT;
  DMAMUX0_CHCFG |= DMAMUX_CHCFG_ENBL_MASK;
  DMAMUX0_CHCFG &= ~(1U << DMAMUX_CHCFG_ENBL_SHIFT);
}

void test_EWM(void) {
  (void)EWM_BASE;
  (void)EWM;
  EWM_CTRL = EWM_CTRL + 1;
  EWM_SERV = EWM_SERV + 1;
  EWM_CMPL = EWM_CMPL + 1;
  EWM_CMPH = EWM_CMPH + 1;
  EWM_CTRL_REG(EWM) = EWM_CTRL_REG(EWM) + 1;
  (void)EWM_CTRL_EWMEN_MASK;
  (void)EWM_CTRL_EWMEN_SHIFT;
  EWM_CTRL |= EWM_CTRL_EWMEN_MASK;
  EWM_CTRL &= ~(1U << EWM_CTRL_EWMEN_SHIFT);
  (void)EWM_CTRL_ASSIN_MASK;
  (void)EWM_CTRL_ASSIN_SHIFT;
  EWM_CTRL |= EWM_CTRL_ASSIN_MASK;
  EWM_CTRL &= ~(1U << EWM_CTRL_ASSIN_SHIFT);
  (void)EWM_CTRL_INEN_MASK;
  (void)EWM_CTRL_INEN_SHIFT;
  EWM_CTRL |= EWM_CTRL_INEN_MASK;
  EWM_CTRL &= ~(1U << EWM_CTRL_INEN_SHIFT);
  (void)EWM_CTRL_INTEN_MASK;
  (void)EWM_CTRL_INTEN_SHIFT;
  EWM_CTRL |= EWM_CTRL_INTEN_MASK;
  EWM_CTRL &= ~(1U << EWM_CTRL_INTEN_SHIFT);
  EWM_SERV_REG(EWM) = EWM_SERV_REG(EWM) + 1;
  (void)EWM_SERV_SERVICE_MASK;
  (void)EWM_SERV_SERVICE_SHIFT;
  (void)EWM_SERV_SERVICE(1);
  EWM_SERV |= EWM_SERV_SERVICE_MASK;
  EWM_SERV &= ~(1U << EWM_SERV_SERVICE_SHIFT);
  EWM_CMPL_REG(EWM) = EWM_CMPL_REG(EWM) + 1;
  (void)EWM_CMPL_COMPAREL_MASK;
  (void)EWM_CMPL_COMPAREL_SHIFT;
  (void)EWM_CMPL_COMPAREL(1);
  EWM_CMPL |= EWM_CMPL_COMPAREL_MASK;
  EWM_CMPL &= ~(1U << EWM_CMPL_COMPAREL_SHIFT);
  EWM_CMPH_REG(EWM) = EWM_CMPH_REG(EWM) + 1;
  (void)EWM_CMPH_COMPAREH_MASK;
  (void)EWM_CMPH_COMPAREH_SHIFT;
  (void)EWM_CMPH_COMPAREH(1);
  EWM_CMPH |= EWM_CMPH_COMPAREH_MASK;
  EWM_CMPH &= ~(1U << EWM_CMPH_COMPAREH_SHIFT);
}

void test_FTFA(void) {
  (void)FTFA_BASE;
  (void)FTFA;
  FTFA_FSTAT = FTFA_FSTAT + 1;
  FTFA_FCNFG = FTFA_FCNFG + 1;
  FTFA_FCCOB3 = FTFA_FCCOB3 + 1;
  FTFA_FCCOB2 = FTFA_FCCOB2 + 1;
  FTFA_FCCOB1 = FTFA_FCCOB1 + 1;
  FTFA_FCCOB0 = FTFA_FCCOB0 + 1;
  FTFA_FCCOB7 = FTFA_FCCOB7 + 1;
  FTFA_FCCOB6 = FTFA_FCCOB6 + 1;
  FTFA_FCCOB5 = FTFA_FCCOB5 + 1;
  FTFA_FCCOB4 = FTFA_FCCOB4 + 1;
  FTFA_FCCOBB = FTFA_FCCOBB + 1;
  FTFA_FCCOBA = FTFA_FCCOBA + 1;
  FTFA_FCCOB9 = FTFA_FCCOB9 + 1;
  FTFA_FCCOB8 = FTFA_FCCOB8 + 1;
  FTFA_FPROT3 = FTFA_FPROT3 + 1;
  FTFA_FPROT2 = FTFA_FPROT2 + 1;
  FTFA_FPROT1 = FTFA_FPROT1 + 1;
  FTFA_FPROT0 = FTFA_FPROT0 + 1;
  FTFA_FSTAT_REG(FTFA) = FTFA_FSTAT_REG(FTFA) + 1;
  (void)FTFA_FSTAT_MGSTAT0_MASK;
  (void)FTFA_FSTAT_MGSTAT0_SHIFT;
  FTFA_FSTAT |= FTFA_FSTAT_MGSTAT0_MASK;
  FTFA_FSTAT &= ~(1U << FTFA_FSTAT_MGSTAT0_SHIFT);
  (void)FTFA_FSTAT_FPVIOL_MASK;
  (void)FTFA_FSTAT_FPVIOL_SHIFT;
  FTFA_FSTAT |= FTFA_FSTAT_FPVIOL_MASK;
  FTFA_FSTAT &= ~(1U << FTFA_FSTAT_FPVIOL_SHIFT);
  (void)FTFA_FSTAT_ACCERR_MASK;
  (void)FTFA_FSTAT_ACCERR_SHIFT;
  FTFA_FSTAT |= FTFA_FSTAT_ACCERR_MASK;
  FTFA_FSTAT &= ~(1U << FTFA_FSTAT_ACCERR_SHIFT);
  (void)FTFA_FSTAT_RDCOLERR_MASK;
  (void)FTFA_FSTAT_RDCOLERR_SHIFT;
  FTFA_FSTAT |= FTFA_FSTAT_RDCOLERR_MASK;
  FTFA_FSTAT &= ~(1U << FTFA_FSTAT_RDCOLERR_SHIFT);
  (void)FTFA_FSTAT_CCIF_MASK;
  (void)FTFA_FSTAT_CCIF_SHIFT;
  FTFA_FSTAT |= FTFA_FSTAT_CCIF_MASK;
  FTFA_FSTAT &= ~(1U << FTFA_FSTAT_CCIF_SHIFT);
  FTFA_FCNFG_REG(FTFA) = FTFA_FCNFG_REG(FTFA) + 1;
  (void)FTFA_FCNFG_ERSSUSP_MASK;
  (void)FTFA_FCNFG_ERSSUSP_SHIFT;
  FTFA_FCNFG |= FTFA_FCNFG_ERSSUSP_MASK;
  FTFA_FCNFG &= ~(1U << FTFA_FCNFG_ERSSUSP_SHIFT);
  (void)FTFA_FCNFG_ERSAREQ_MASK;
  (void)FTFA_FCNFG_ERSAREQ_SHIFT;
  FTFA_FCNFG |= FTFA_FCNFG_ERSAREQ_MASK;
  FTFA_FCNFG &= ~(1U << FTFA_FCNFG_ERSAREQ_SHIFT);
  (void)FTFA_FCNFG_RDCOLLIE_MASK;
  (void)FTFA_FCNFG_RDCOLLIE_SHIFT;
  FTFA_FCNFG |= FTFA_FCNFG_RDCOLLIE_MASK;
  FTFA_FCNFG &= ~(1U << FTFA_FCNFG_RDCOLLIE_SHIFT);
  (void)FTFA_FCNFG_CCIE_MASK;
  (void)FTFA_FCNFG_CCIE_SHIFT;
  FTFA_FCNFG |= FTFA_FCNFG_CCIE_MASK;
  FTFA_FCNFG &= ~(1U << FTFA_FCNFG_CCIE_SHIFT);
  (void)FTFA_FSEC_SEC_MASK;
  (void)FTFA_FSEC_SEC_SHIFT;
  (void)FTFA_FSEC_SEC(1);
  (void)FTFA_FSEC_FSLACC_MASK;
  (void)FTFA_FSEC_FSLACC_SHIFT;
  (void)FTFA_FSEC_FSLACC(1);
  (void)FTFA_FSEC_MEEN_MASK;
  (void)FTFA_FSEC_MEEN_SHIFT;
  (void)FTFA_FSEC_MEEN(1);
  (void)FTFA_FSEC_KEYEN_MASK;
  (void)FTFA_FSEC_KEYEN_SHIFT;
  (void)FTFA_FSEC_KEYEN(1);
  (void)FTFA_FOPT_OPT_MASK;
  (void)FTFA_FOPT_OPT_SHIFT;
  (void)FTFA_FOPT_OPT(1);
  FTFA_FCCOB3_REG(FTFA) = FTFA_FCCOB3_REG(FTFA) + 1;
  (void)FTFA_FCCOB3_CCOBn_MASK;
  (void)FTFA_FCCOB3_CCOBn_SHIFT;
  (void)FTFA_FCCOB3_CCOBn(1);
  FTFA_FCCOB3 |= FTFA_FCCOB3_CCOBn_MASK;
  FTFA_FCCOB3 &= ~(1U << FTFA_FCCOB3_CCOBn_SHIFT);
  FTFA_FCCOB2_REG(FTFA) = FTFA_FCCOB2_REG(FTFA) + 1;
  (void)FTFA_FCCOB2_CCOBn_MASK;
  (void)FTFA_FCCOB2_CCOBn_SHIFT;
  (void)FTFA_FCCOB2_CCOBn(1);
  FTFA_FCCOB2 |= FTFA_FCCOB2_CCOBn_MASK;
  FTFA_FCCOB2 &= ~(1U << FTFA_FCCOB2_CCOBn_SHIFT);
  FTFA_FCCOB1_REG(FTFA) = FTFA_FCCOB1_REG(FTFA) + 1;
  (void)FTFA_FCCOB1_CCOBn_MASK;
  (void)FTFA_FCCOB1_CCOBn_SHIFT;
  (void)FTFA_FCCOB1_CCOBn(1);
  FTFA_FCCOB1 |= FTFA_FCCOB1_CCOBn_MASK;
  FTFA_FCCOB1 &= ~(1U << FTFA_FCCOB1_CCOBn_SHIFT);
  FTFA_FCCOB0_REG(FTFA) = FTFA_FCCOB0_REG(FTFA) + 1;
  (void)FTFA_FCCOB0_CCOBn_MASK;
  (void)FTFA_FCCOB0_CCOBn_SHIFT;
  (void)FTFA_FCCOB0_CCOBn(1);
  FTFA_FCCOB0 |= FTFA_FCCOB0_CCOBn_MASK;
  FTFA_FCCOB0 &= ~(1U << FTFA_FCCOB0_CCOBn_SHIFT);
  FTFA_FCCOB7_REG(FTFA) = FTFA_FCCOB7_REG(FTFA) + 1;
  (void)FTFA_FCCOB7_CCOBn_MASK;
  (void)FTFA_FCCOB7_CCOBn_SHIFT;
  (void)FTFA_FCCOB7_CCOBn(1);
  FTFA_FCCOB7 |= FTFA_FCCOB7_CCOBn_MASK;
  FTFA_FCCOB7 &= ~(1U << FTFA_FCCOB7_CCOBn_SHIFT);
  FTFA_FCCOB6_REG(FTFA) = FTFA_FCCOB6_REG(FTFA) + 1;
  (void)FTFA_FCCOB6_CCOBn_MASK;
  (void)FTFA_FCCOB6_CCOBn_SHIFT;
  (void)FTFA_FCCOB6_CCOBn(1);
  FTFA_FCCOB6 |= FTFA_FCCOB6_CCOBn_MASK;
  FTFA_FCCOB6 &= ~(1U << FTFA_FCCOB6_CCOBn_SHIFT);
  FTFA_FCCOB5_REG(FTFA) = FTFA_FCCOB5_REG(FTFA) + 1;
  (void)FTFA_FCCOB5_CCOBn_MASK;
  (void)FTFA_FCCOB5_CCOBn_SHIFT;
  (void)FTFA_FCCOB5_CCOBn(1);
  FTFA_FCCOB5 |= FTFA_FCCOB5_CCOBn_MASK;
  FTFA_FCCOB5 &= ~(1U << FTFA_FCCOB5_CCOBn_SHIFT);
  FTFA_FCCOB4_REG(FTFA) = FTFA_FCCOB4_REG(FTFA) + 1;
  (void)FTFA_FCCOB4_CCOBn_MASK;
  (void)FTFA_FCCOB4_CCOBn_SHIFT;
  (void)FTFA_FCCOB4_CCOBn(1);
  FTFA_FCCOB4 |= FTFA_FCCOB4_CCOBn_MASK;
  FTFA_FCCOB4 &= ~(1U << FTFA_FCCOB4_CCOBn_SHIFT);
  FTFA_FCCOBB_REG(FTFA) = FTFA_FCCOBB_REG(FTFA) + 1;
  (void)FTFA_FCCOBB_CCOBn_MASK;
  (void)FTFA_FCCOBB_CCOBn_SHIFT;
  (void)FTFA_FCCOBB_CCOBn(1);
  FTFA_FCCOBB |= FTFA_FCCOBB_CCOBn_MASK;
  FTFA_FCCOBB &= ~(1U << FTFA_FCCOBB_CCOBn_SHIFT);
  FTFA_FCCOBA_REG(FTFA) = FTFA_FCCOBA_REG(FTFA) + 1;
  (void)FTFA_FCCOBA_CCOBn_MASK;
  (void)FTFA_FCCOBA_CCOBn_SHIFT;
  (void)FTFA_FCCOBA_CCOBn(1);
  FTFA_FCCOBA |= FTFA_FCCOBA_CCOBn_MASK;
  FTFA_FCCOBA &= ~(1U << FTFA_FCCOBA_CCOBn_SHIFT);
  FTFA_FCCOB9_REG(FTFA) = FTFA_FCCOB9_REG(FTFA) + 1;
  (void)FTFA_FCCOB9_CCOBn_MASK;
  (void)FTFA_FCCOB9_CCOBn_SHIFT;
  (void)FTFA_FCCOB9_CCOBn(1);
  FTFA_FCCOB9 |= FTFA_FCCOB9_CCOBn_MASK;
  FTFA_FCCOB9 &= ~(1U << FTFA_FCCOB9_CCOBn_SHIFT);
  FTFA_FCCOB8_REG(FTFA) = FTFA_FCCOB8_REG(FTFA) + 1;
  (void)FTFA_FCCOB8_CCOBn_MASK;
  (void)FTFA_FCCOB8_CCOBn_SHIFT;
  (void)FTFA_FCCOB8_CCOBn(1);
  FTFA_FCCOB8 |= FTFA_FCCOB8_CCOBn_MASK;
  FTFA_FCCOB8 &= ~(1U << FTFA_FCCOB8_CCOBn_SHIFT);
  FTFA_FPROT3_REG(FTFA) = FTFA_FPROT3_REG(FTFA) + 1;
  (void)FTFA_FPROT3_PROT_MASK;
  (void)FTFA_FPROT3_PROT_SHIFT;
  (void)FTFA_FPROT3_PROT(1);
  FTFA_FPROT3 |= FTFA_FPROT3_PROT_MASK;
  FTFA_FPROT3 &= ~(1U << FTFA_FPROT3_PROT_SHIFT);
  FTFA_FPROT2_REG(FTFA) = FTFA_FPROT2_REG(FTFA) + 1;
  (void)FTFA_FPROT2_PROT_MASK;
  (void)FTFA_FPROT2_PROT_SHIFT;
  (void)FTFA_FPROT2_PROT(1);
  FTFA_FPROT2 |= FTFA_FPROT2_PROT_MASK;
  FTFA_FPROT2 &= ~(1U << FTFA_FPROT2_PROT_SHIFT);
  FTFA_FPROT1_REG(FTFA) = FTFA_FPROT1_REG(FTFA) + 1;
  (void)FTFA_FPROT1_PROT_MASK;
  (void)FTFA_FPROT1_PROT_SHIFT;
  (void)FTFA_FPROT1_PROT(1);
  FTFA_FPROT1 |= FTFA_FPROT1_PROT_MASK;
  FTFA_FPROT1 &= ~(1U << FTFA_FPROT1_PROT_SHIFT);
  FTFA_FPROT0_REG(FTFA) = FTFA_FPROT0_REG(FTFA) + 1;
  (void)FTFA_FPROT0_PROT_MASK;
  (void)FTFA_FPROT0_PROT_SHIFT;
  (void)FTFA_FPROT0_PROT(1);
  FTFA_FPROT0 |= FTFA_FPROT0_PROT_MASK;
  FTFA_FPROT0 &= ~(1U << FTFA_FPROT0_PROT_SHIFT);
}

void test_GPIO(void) {
  (void)GPIOA_BASE;
  (void)GPIOA;
  (void)GPIOB_BASE;
  (void)GPIOB;
  (void)GPIOC_BASE;
  (void)GPIOC;
  (void)GPIOD_BASE;
  (void)GPIOD;
  (void)GPIOE_BASE;
  (void)GPIOE;
  (void)GPIOF_BASE;
  (void)GPIOF;
  (void)GPIOG_BASE;
  (void)GPIOG;
  (void)GPIOH_BASE;
  (void)GPIOH;
  (void)GPIOI_BASE;
  (void)GPIOI;
  GPIOA_PDOR = GPIOA_PDOR + 1;
  GPIOA_PDDR = GPIOA_PDDR + 1;
  GPIOA_GACR = GPIOA_GACR + 1;
  GPIOB_PDOR = GPIOB_PDOR + 1;
  GPIOB_PDDR = GPIOB_PDDR + 1;
  GPIOB_GACR = GPIOB_GACR + 1;
  GPIOC_PDOR = GPIOC_PDOR + 1;
  GPIOC_PDDR = GPIOC_PDDR + 1;
  GPIOC_GACR = GPIOC_GACR + 1;
  GPIOD_PDOR = GPIOD_PDOR + 1;
  GPIOD_PDDR = GPIOD_PDDR + 1;
  GPIOD_GACR = GPIOD_GACR + 1;
  GPIOE_PDOR = GPIOE_PDOR + 1;
  GPIOE_PDDR = GPIOE_PDDR + 1;
  GPIOE_GACR = GPIOE_GACR + 1;
  GPIOF_PDOR = GPIOF_PDOR + 1;
  GPIOF_PDDR = GPIOF_PDDR + 1;
  GPIOF_GACR = GPIOF_GACR + 1;
  GPIOG_PDOR = GPIOG_PDOR + 1;
  GPIOG_PDDR = GPIOG_PDDR + 1;
  GPIOG_GACR = GPIOG_GACR + 1;
  GPIOH_PDOR = GPIOH_PDOR + 1;
  GPIOH_PDDR = GPIOH_PDDR + 1;
  GPIOH_GACR = GPIOH_GACR + 1;
  GPIOI_PDOR = GPIOI_PDOR + 1;
  GPIOI_PDDR = GPIOI_PDDR + 1;
  GPIOI_GACR = GPIOI_GACR + 1;
  GPIO_PDOR_REG(GPIOA) = GPIO_PDOR_REG(GPIOA) + 1;
  GPIO_PDOR_REG(GPIOB) = GPIO_PDOR_REG(GPIOB) + 1;
  GPIO_PDOR_REG(GPIOC) = GPIO_PDOR_REG(GPIOC) + 1;
  GPIO_PDOR_REG(GPIOD) = GPIO_PDOR_REG(GPIOD) + 1;
  GPIO_PDOR_REG(GPIOE) = GPIO_PDOR_REG(GPIOE) + 1;
  GPIO_PDOR_REG(GPIOF) = GPIO_PDOR_REG(GPIOF) + 1;
  GPIO_PDOR_REG(GPIOG) = GPIO_PDOR_REG(GPIOG) + 1;
  GPIO_PDOR_REG(GPIOH) = GPIO_PDOR_REG(GPIOH) + 1;
  GPIO_PDOR_REG(GPIOI) = GPIO_PDOR_REG(GPIOI) + 1;
  (void)GPIO_PDOR_PDO_MASK;
  (void)GPIO_PDOR_PDO_SHIFT;
  (void)GPIO_PDOR_PDO(1);
  GPIOA_PDOR |= GPIO_PDOR_PDO_MASK;
  GPIOA_PDOR &= ~(1U << GPIO_PDOR_PDO_SHIFT);
  (void)GPIO_PDIR_PDI_MASK;
  (void)GPIO_PDIR_PDI_SHIFT;
  (void)GPIO_PDIR_PDI(1);
  GPIO_PDDR_REG(GPIOA) = GPIO_PDDR_REG(GPIOA) + 1;
  GPIO_PDDR_REG(GPIOB) = GPIO_PDDR_REG(GPIOB) + 1;
  GPIO_PDDR_REG(GPIOC) = GPIO_PDDR_REG(GPIOC) + 1;
  GPIO_PDDR_REG(GPIOD) = GPIO_PDDR_REG(GPIOD) + 1;
  GPIO_PDDR_REG(GPIOE) = GPIO_PDDR_REG(GPIOE) + 1;
  GPIO_PDDR_REG(GPIOF) = GPIO_PDDR_REG(GPIOF) + 1;
  GPIO_PDDR_REG(GPIOG) = GPIO_PDDR_REG(GPIOG) + 1;
  GPIO_PDDR_REG(GPIOH) = GPIO_PDDR_REG(GPIOH) + 1;
  GPIO_PDDR_REG(GPIOI) = GPIO_PDDR_REG(GPIOI) + 1;
  (void)GPIO_PDDR_PDD_MASK;
  (void)GPIO_PDDR_PDD_SHIFT;
  (void)GPIO_PDDR_PDD(1);
  GPIOA_PDDR |= GPIO_PDDR_PDD_MASK;
  GPIOA_PDDR &= ~(1U << GPIO_PDDR_PDD_SHIFT);
  GPIO_GACR_REG(GPIOA) = GPIO_GACR_REG(GPIOA) + 1;
  GPIO_GACR_REG(GPIOB) = GPIO_GACR_REG(GPIOB) + 1;
  GPIO_GACR_REG(GPIOC) = GPIO_GACR_REG(GPIOC) + 1;
  GPIO_GACR_REG(GPIOD) = GPIO_GACR_REG(GPIOD) + 1;
  GPIO_GACR_REG(GPIOE) = GPIO_GACR_REG(GPIOE) + 1;
  GPIO_GACR_REG(GPIOF) = GPIO_GACR_REG(GPIOF) + 1;
  GPIO_GACR_REG(GPIOG) = GPIO_GACR_REG(GPIOG) + 1;
  GPIO_GACR_REG(GPIOH) = GPIO_GACR_REG(GPIOH) + 1;
  GPIO_GACR_REG(GPIOI) = GPIO_GACR_REG(GPIOI) + 1;
  (void)GPIO_GACR_ACB_MASK;
  (void)GPIO_GACR_ACB_SHIFT;
  (void)GPIO_GACR_ACB(1);
  GPIOA_GACR |= GPIO_GACR_ACB_MASK;
  GPIOA_GACR &= ~(1U << GPIO_GACR_ACB_SHIFT);
  (void)GPIO_GACR_ROB_MASK;
  (void)GPIO_GACR_ROB_SHIFT;
  GPIOA_GACR |= GPIO_GACR_ROB_MASK;
  GPIOA_GACR &= ~(1U << GPIO_GACR_ROB_SHIFT);
}

void test_I2C(void) {
  (void)I2C0_BASE;
  (void)I2C0;
  (void)I2C1_BASE;
  (void)I2C1;
  I2C0_A1 = I2C0_A1 + 1;
  I2C0_F = I2C0_F + 1;
  I2C0_C1 = I2C0_C1 + 1;
  I2C0_S = I2C0_S + 1;
  I2C0_D = I2C0_D + 1;
  I2C0_C2 = I2C0_C2 + 1;
  I2C0_FLT = I2C0_FLT + 1;
  I2C0_RA = I2C0_RA + 1;
  I2C0_SMB = I2C0_SMB + 1;
  I2C0_A2 = I2C0_A2 + 1;
  I2C0_SLTH = I2C0_SLTH + 1;
  I2C0_SLTL = I2C0_SLTL + 1;
  I2C1_A1 = I2C1_A1 + 1;
  I2C1_F = I2C1_F + 1;
  I2C1_C1 = I2C1_C1 + 1;
  I2C1_S = I2C1_S + 1;
  I2C1_D = I2C1_D + 1;
  I2C1_C2 = I2C1_C2 + 1;
  I2C1_FLT = I2C1_FLT + 1;
  I2C1_RA = I2C1_RA + 1;
  I2C1_SMB = I2C1_SMB + 1;
  I2C1_A2 = I2C1_A2 + 1;
  I2C1_SLTH = I2C1_SLTH + 1;
  I2C1_SLTL = I2C1_SLTL + 1;
  I2C_A1_REG(I2C0) = I2C_A1_REG(I2C0) + 1;
  I2C_A1_REG(I2C1) = I2C_A1_REG(I2C1) + 1;
  (void)I2C_A1_AD_MASK;
  (void)I2C_A1_AD_SHIFT;
  (void)I2C_A1_AD(1);
  I2C0_A1 |= I2C_A1_AD_MASK;
  I2C0_A1 &= ~(1U << I2C_A1_AD_SHIFT);
  I2C_F_REG(I2C0) = I2C_F_REG(I2C0) + 1;
  I2C_F_REG(I2C1) = I2C_F_REG(I2C1) + 1;
  (void)I2C_F_ICR_MASK;
  (void)I2C_F_ICR_SHIFT;
  (void)I2C_F_ICR(1);
  I2C0_F |= I2C_F_ICR_MASK;
  I2C0_F &= ~(1U << I2C_F_ICR_SHIFT);
  (void)I2C_F_MULT_MASK;
  (void)I2C_F_MULT_SHIFT;
  (void)I2C_F_MULT(1);
  I2C0_F |= I2C_F_MULT_MASK;
  I2C0_F &= ~(1U << I2C_F_MULT_SHIFT);
  I2C_C1_REG(I2C0) = I2C_C1_REG(I2C0) + 1;
  I2C_C1_REG(I2C1) = I2C_C1_REG(I2C1) + 1;
  (void)I2C_C1_DMAEN_MASK;
  (void)I2C_C1_DMAEN_SHIFT;
  I2C0_C1 |= I2C_C1_DMAEN_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_DMAEN_SHIFT);
  (void)I2C_C1_WUEN_MASK;
  (void)I2C_C1_WUEN_SHIFT;
  I2C0_C1 |= I2C_C1_WUEN_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_WUEN_SHIFT);
  (void)I2C_C1_RSTA_MASK;
  (void)I2C_C1_RSTA_SHIFT;
  I2C0_C1 |= I2C_C1_RSTA_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_RSTA_SHIFT);
  (void)I2C_C1_TXAK_MASK;
  (void)I2C_C1_TXAK_SHIFT;
  I2C0_C1 |= I2C_C1_TXAK_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_TXAK_SHIFT);
  (void)I2C_C1_TX_MASK;
  (void)I2C_C1_TX_SHIFT;
  I2C0_C1 |= I2C_C1_TX_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_TX_SHIFT);
  (void)I2C_C1_MST_MASK;
  (void)I2C_C1_MST_SHIFT;
  I2C0_C1 |= I2C_C1_MST_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_MST_SHIFT);
  (void)I2C_C1_IICIE_MASK;
  (void)I2C_C1_IICIE_SHIFT;
  I2C0_C1 |= I2C_C1_IICIE_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_IICIE_SHIFT);
  (void)I2C_C1_IICEN_MASK;
  (void)I2C_C1_IICEN_SHIFT;
  I2C0_C1 |= I2C_C1_IICEN_MASK;
  I2C0_C1 &= ~(1U << I2C_C1_IICEN_SHIFT);
  I2C_S_REG(I2C0) = I2C_S_REG(I2C0) + 1;
  I2C_S_REG(I2C1) = I2C_S_REG(I2C1) + 1;
  (void)I2C_S_RXAK_MASK;
  (void)I2C_S_RXAK_SHIFT;
  I2C0_S |= I2C_S_RXAK_MASK;
  I2C0_S &= ~(1U << I2C_S_RXAK_SHIFT);
  (void)I2C_S_IICIF_MASK;
  (void)I2C_S_IICIF_SHIFT;
  I2C0_S |= I2C_S_IICIF_MASK;
  I2C0_S &= ~(1U << I2C_S_IICIF_SHIFT);
  (void)I2C_S_SRW_MASK;
  (void)I2C_S_SRW_SHIFT;
  I2C0_S |= I2C_S_SRW_MASK;
  I2C0_S &= ~(1U << I2C_S_SRW_SHIFT);
  (void)I2C_S_RAM_MASK;
  (void)I2C_S_RAM_SHIFT;
  I2C0_S |= I2C_S_RAM_MASK;
  I2C0_S &= ~(1U << I2C_S_RAM_SHIFT);
  (void)I2C_S_ARBL_MASK;
  (void)I2C_S_ARBL_SHIFT;
  I2C0_S |= I2C_S_ARBL_MASK;
  I2C0_S &= ~(1U << I2C_S_ARBL_SHIFT);
  (void)I2C_S_BUSY_MASK;
  (void)I2C_S_BUSY_SHIFT;
  I2C0_S |= I2C_S_BUSY_MASK;
  I2C0_S &= ~(1U << I2C_S_BUSY_SHIFT);
  (void)I2C_S_IAAS_MASK;
  (void)I2C_S_IAAS_SHIFT;
  I2C0_S |= I2C_S_IAAS_MASK;
  I2C0_S &= ~(1U << I2C_S_IAAS_SHIFT);
  (void)I2C_S_TCF_MASK;
  (void)I2C_S_TCF_SHIFT;
  I2C0_S |= I2C_S_TCF_MASK;
  I2C0_S &= ~(1U << I2C_S_TCF_SHIFT);
  I2C_D_REG(I2C0) = I2C_D_REG(I2C0) + 1;
  I2C_D_REG(I2C1) = I2C_D_REG(I2C1) + 1;
  (void)I2C_D_DATA_MASK;
  (void)I2C_D_DATA_SHIFT;
  (void)I2C_D_DATA(1);
  I2C0_D |= I2C_D_DATA_MASK;
  I2C0_D &= ~(1U << I2C_D_DATA_SHIFT);
  I2C_C2_REG(I2C0) = I2C_C2_REG(I2C0) + 1;
  I2C_C2_REG(I2C1) = I2C_C2_REG(I2C1) + 1;
  (void)I2C_C2_AD_MASK;
  (void)I2C_C2_AD_SHIFT;
  (void)I2C_C2_AD(1);
  I2C0_C2 |= I2C_C2_AD_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_AD_SHIFT);
  (void)I2C_C2_RMEN_MASK;
  (void)I2C_C2_RMEN_SHIFT;
  I2C0_C2 |= I2C_C2_RMEN_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_RMEN_SHIFT);
  (void)I2C_C2_SBRC_MASK;
  (void)I2C_C2_SBRC_SHIFT;
  I2C0_C2 |= I2C_C2_SBRC_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_SBRC_SHIFT);
  (void)I2C_C2_HDRS_MASK;
  (void)I2C_C2_HDRS_SHIFT;
  I2C0_C2 |= I2C_C2_HDRS_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_HDRS_SHIFT);
  (void)I2C_C2_ADEXT_MASK;
  (void)I2C_C2_ADEXT_SHIFT;
  I2C0_C2 |= I2C_C2_ADEXT_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_ADEXT_SHIFT);
  (void)I2C_C2_GCAEN_MASK;
  (void)I2C_C2_GCAEN_SHIFT;
  I2C0_C2 |= I2C_C2_GCAEN_MASK;
  I2C0_C2 &= ~(1U << I2C_C2_GCAEN_SHIFT);
  I2C_FLT_REG(I2C0) = I2C_FLT_REG(I2C0) + 1;
  I2C_FLT_REG(I2C1) = I2C_FLT_REG(I2C1) + 1;
  (void)I2C_FLT_FLT_MASK;
  (void)I2C_FLT_FLT_SHIFT;
  (void)I2C_FLT_FLT(1);
  I2C0_FLT |= I2C_FLT_FLT_MASK;
  I2C0_FLT &= ~(1U << I2C_FLT_FLT_SHIFT);
  (void)I2C_FLT_STARTF_MASK;
  (void)I2C_FLT_STARTF_SHIFT;
  I2C0_FLT |= I2C_FLT_STARTF_MASK;
  I2C0_FLT &= ~(1U << I2C_FLT_STARTF_SHIFT);
  (void)I2C_FLT_SSIE_MASK;
  (void)I2C_FLT_SSIE_SHIFT;
  I2C0_FLT |= I2C_FLT_SSIE_MASK;
  I2C0_FLT &= ~(1U << I2C_FLT_SSIE_SHIFT);
  (void)I2C_FLT_STOPF_MASK;
  (void)I2C_FLT_STOPF_SHIFT;
  I2C0_FLT |= I2C_FLT_STOPF_MASK;
  I2C0_FLT &= ~(1U << I2C_FLT_STOPF_SHIFT);
  (void)I2C_FLT_SHEN_MASK;
  (void)I2C_FLT_SHEN_SHIFT;
  I2C0_FLT |= I2C_FLT_SHEN_MASK;
  I2C0_FLT &= ~(1U << I2C_FLT_SHEN_SHIFT);
  I2C_RA_REG(I2C0) = I2C_RA_REG(I2C0) + 1;
  I2C_RA_REG(I2C1) = I2C_RA_REG(I2C1) + 1;
  (void)I2C_RA_RAD_MASK;
  (void)I2C_RA_RAD_SHIFT;
  (void)I2C_RA_RAD(1);
  I2C0_RA |= I2C_RA_RAD_MASK;
  I2C0_RA &= ~(1U << I2C_RA_RAD_SHIFT);
  I2C_SMB_REG(I2C0) = I2C_SMB_REG(I2C0) + 1;
  I2C_SMB_REG(I2C1) = I2C_SMB_REG(I2C1) + 1;
  (void)I2C_SMB_SHTF2IE_MASK;
  (void)I2C_SMB_SHTF2IE_SHIFT;
  I2C0_SMB |= I2C_SMB_SHTF2IE_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_SHTF2IE_SHIFT);
  (void)I2C_SMB_SHTF2_MASK;
  (void)I2C_SMB_SHTF2_SHIFT;
  I2C0_SMB |= I2C_SMB_SHTF2_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_SHTF2_SHIFT);
  (void)I2C_SMB_SHTF1_MASK;
  (void)I2C_SMB_SHTF1_SHIFT;
  I2C0_SMB |= I2C_SMB_SHTF1_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_SHTF1_SHIFT);
  (void)I2C_SMB_SLTF_MASK;
  (void)I2C_SMB_SLTF_SHIFT;
  I2C0_SMB |= I2C_SMB_SLTF_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_SLTF_SHIFT);
  (void)I2C_SMB_TCKSEL_MASK;
  (void)I2C_SMB_TCKSEL_SHIFT;
  I2C0_SMB |= I2C_SMB_TCKSEL_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_TCKSEL_SHIFT);
  (void)I2C_SMB_SIICAEN_MASK;
  (void)I2C_SMB_SIICAEN_SHIFT;
  I2C0_SMB |= I2C_SMB_SIICAEN_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_SIICAEN_SHIFT);
  (void)I2C_SMB_ALERTEN_MASK;
  (void)I2C_SMB_ALERTEN_SHIFT;
  I2C0_SMB |= I2C_SMB_ALERTEN_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_ALERTEN_SHIFT);
  (void)I2C_SMB_FACK_MASK;
  (void)I2C_SMB_FACK_SHIFT;
  I2C0_SMB |= I2C_SMB_FACK_MASK;
  I2C0_SMB &= ~(1U << I2C_SMB_FACK_SHIFT);
  I2C_A2_REG(I2C0) = I2C_A2_REG(I2C0) + 1;
  I2C_A2_REG(I2C1) = I2C_A2_REG(I2C1) + 1;
  (void)I2C_A2_SAD_MASK;
  (void)I2C_A2_SAD_SHIFT;
  (void)I2C_A2_SAD(1);
  I2C0_A2 |= I2C_A2_SAD_MASK;
  I2C0_A2 &= ~(1U << I2C_A2_SAD_SHIFT);
  I2C_SLTH_REG(I2C0) = I2C_SLTH_REG(I2C0) + 1;
  I2C_SLTH_REG(I2C1) = I2C_SLTH_REG(I2C1) + 1;
  (void)I2C_SLTH_SSLT_MASK;
  (void)I2C_SLTH_SSLT_SHIFT;
  (void)I2C_SLTH_SSLT(1);
  I2C0_SLTH |= I2C_SLTH_SSLT_MASK;
  I2C0_SLTH &= ~(1U << I2C_SLTH_SSLT_SHIFT);
  I2C_SLTL_REG(I2C0) = I2C_SLTL_REG(I2C0) + 1;
  I2C_SLTL_REG(I2C1) = I2C_SLTL_REG(I2C1) + 1;
  (void)I2C_SLTL_SSLT_MASK;
  (void)I2C_SLTL_SSLT_SHIFT;
  (void)I2C_SLTL_SSLT(1);
  I2C0_SLTL |= I2C_SLTL_SSLT_MASK;
  I2C0_SLTL &= ~(1U << I2C_SLTL_SSLT_SHIFT);
}

void test_LCD(void) {
  (void)LCD_BASE;
  (void)LCD;
  LCD_GCR = LCD_GCR + 1;
  LCD_AR = LCD_AR + 1;
  LCD_FDCR = LCD_FDCR + 1;
  LCD_FDSR = LCD_FDSR + 1;
  LCD_PENL = LCD_PENL + 1;
  LCD_PENH = LCD_PENH + 1;
  LCD_BPENL = LCD_BPENL + 1;
  LCD_BPENH = LCD_BPENH + 1;
  LCD_WF0 = LCD_WF0 + 1;
  LCD_WF3TO0 = LCD_WF3TO0 + 1;
  LCD_WF1 = LCD_WF1 + 1;
  LCD_WF2 = LCD_WF2 + 1;
  LCD_WF3 = LCD_WF3 + 1;
  LCD_WF4 = LCD_WF4 + 1;
  LCD_WF7TO4 = LCD_WF7TO4 + 1;
  LCD_WF5 = LCD_WF5 + 1;
  LCD_WF6 = LCD_WF6 + 1;
  LCD_WF7 = LCD_WF7 + 1;
  LCD_WF11TO8 = LCD_WF11TO8 + 1;
  LCD_WF8 = LCD_WF8 + 1;
  LCD_WF9 = LCD_WF9 + 1;
  LCD_WF10 = LCD_WF10 + 1;
  LCD_WF11 = LCD_WF11 + 1;
  LCD_WF12 = LCD_WF12 + 1;
  LCD_WF15TO12 = LCD_WF15TO12 + 1;
  LCD_WF13 = LCD_WF13 + 1;
  LCD_WF14 = LCD_WF14 + 1;
  LCD_WF15 = LCD_WF15 + 1;
  LCD_WF16 = LCD_WF16 + 1;
  LCD_WF19TO16 = LCD_WF19TO16 + 1;
  LCD_WF17 = LCD_WF17 + 1;
  LCD_WF18 = LCD_WF18 + 1;
  LCD_WF19 = LCD_WF19 + 1;
  LCD_WF20 = LCD_WF20 + 1;
  LCD_WF23TO20 = LCD_WF23TO20 + 1;
  LCD_WF21 = LCD_WF21 + 1;
  LCD_WF22 = LCD_WF22 + 1;
  LCD_WF23 = LCD_WF23 + 1;
  LCD_WF24 = LCD_WF24 + 1;
  LCD_WF27TO24 = LCD_WF27TO24 + 1;
  LCD_WF25 = LCD_WF25 + 1;
  LCD_WF26 = LCD_WF26 + 1;
  LCD_WF27 = LCD_WF27 + 1;
  LCD_WF28 = LCD_WF28 + 1;
  LCD_WF31TO28 = LCD_WF31TO28 + 1;
  LCD_WF29 = LCD_WF29 + 1;
  LCD_WF30 = LCD_WF30 + 1;
  LCD_WF31 = LCD_WF31 + 1;
  LCD_WF32 = LCD_WF32 + 1;
  LCD_WF35TO32 = LCD_WF35TO32 + 1;
  LCD_WF33 = LCD_WF33 + 1;
  LCD_WF34 = LCD_WF34 + 1;
  LCD_WF35 = LCD_WF35 + 1;
  LCD_WF36 = LCD_WF36 + 1;
  LCD_WF39TO36 = LCD_WF39TO36 + 1;
  LCD_WF37 = LCD_WF37 + 1;
  LCD_WF38 = LCD_WF38 + 1;
  LCD_WF39 = LCD_WF39 + 1;
  LCD_WF40 = LCD_WF40 + 1;
  LCD_WF43TO40 = LCD_WF43TO40 + 1;
  LCD_WF41 = LCD_WF41 + 1;
  LCD_WF42 = LCD_WF42 + 1;
  LCD_WF43 = LCD_WF43 + 1;
  LCD_WF44 = LCD_WF44 + 1;
  LCD_WF47TO44 = LCD_WF47TO44 + 1;
  LCD_WF45 = LCD_WF45 + 1;
  LCD_WF46 = LCD_WF46 + 1;
  LCD_WF47 = LCD_WF47 + 1;
  LCD_WF48 = LCD_WF48 + 1;
  LCD_WF51TO48 = LCD_WF51TO48 + 1;
  LCD_WF49 = LCD_WF49 + 1;
  LCD_WF50 = LCD_WF50 + 1;
  LCD_WF51 = LCD_WF51 + 1;
  LCD_WF52 = LCD_WF52 + 1;
  LCD_WF55TO52 = LCD_WF55TO52 + 1;
  LCD_WF53 = LCD_WF53 + 1;
  LCD_WF54 = LCD_WF54 + 1;
  LCD_WF55 = LCD_WF55 + 1;
  LCD_WF56 = LCD_WF56 + 1;
  LCD_WF59TO56 = LCD_WF59TO56 + 1;
  LCD_WF57 = LCD_WF57 + 1;
  LCD_WF58 = LCD_WF58 + 1;
  LCD_WF59 = LCD_WF59 + 1;
  LCD_WF60 = LCD_WF60 + 1;
  LCD_WF63TO60 = LCD_WF63TO60 + 1;
  LCD_WF61 = LCD_WF61 + 1;
  LCD_WF62 = LCD_WF62 + 1;
  LCD_WF63 = LCD_WF63 + 1;
  LCD_GCR_REG(LCD) = LCD_GCR_REG(LCD) + 1;
  (void)LCD_GCR_DUTY_MASK;
  (void)LCD_GCR_DUTY_SHIFT;
  (void)LCD_GCR_DUTY(1);
  LCD_GCR |= LCD_GCR_DUTY_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_DUTY_SHIFT);
  (void)LCD_GCR_LCLK_MASK;
  (void)LCD_GCR_LCLK_SHIFT;
  (void)LCD_GCR_LCLK(1);
  LCD_GCR |= LCD_GCR_LCLK_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LCLK_SHIFT);
  (void)LCD_GCR_SOURCE_MASK;
  (void)LCD_GCR_SOURCE_SHIFT;
  LCD_GCR |= LCD_GCR_SOURCE_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_SOURCE_SHIFT);
  (void)LCD_GCR_LCDEN_MASK;
  (void)LCD_GCR_LCDEN_SHIFT;
  LCD_GCR |= LCD_GCR_LCDEN_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LCDEN_SHIFT);
  (void)LCD_GCR_LCDSTP_MASK;
  (void)LCD_GCR_LCDSTP_SHIFT;
  LCD_GCR |= LCD_GCR_LCDSTP_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LCDSTP_SHIFT);
  (void)LCD_GCR_LCDDOZE_MASK;
  (void)LCD_GCR_LCDDOZE_SHIFT;
  LCD_GCR |= LCD_GCR_LCDDOZE_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LCDDOZE_SHIFT);
  (void)LCD_GCR_ALTDIV_MASK;
  (void)LCD_GCR_ALTDIV_SHIFT;
  (void)LCD_GCR_ALTDIV(1);
  LCD_GCR |= LCD_GCR_ALTDIV_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_ALTDIV_SHIFT);
  (void)LCD_GCR_FDCIEN_MASK;
  (void)LCD_GCR_FDCIEN_SHIFT;
  LCD_GCR |= LCD_GCR_FDCIEN_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_FDCIEN_SHIFT);
  (void)LCD_GCR_LCDIEN_MASK;
  (void)LCD_GCR_LCDIEN_SHIFT;
  LCD_GCR |= LCD_GCR_LCDIEN_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LCDIEN_SHIFT);
  (void)LCD_GCR_VSUPPLY_MASK;
  (void)LCD_GCR_VSUPPLY_SHIFT;
  LCD_GCR |= LCD_GCR_VSUPPLY_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_VSUPPLY_SHIFT);
  (void)LCD_GCR_LADJ_MASK;
  (void)LCD_GCR_LADJ_SHIFT;
  (void)LCD_GCR_LADJ(1);
  LCD_GCR |= LCD_GCR_LADJ_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_LADJ_SHIFT);
  (void)LCD_GCR_CPSEL_MASK;
  (void)LCD_GCR_CPSEL_SHIFT;
  LCD_GCR |= LCD_GCR_CPSEL_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_CPSEL_SHIFT);
  (void)LCD_GCR_RVTRIM_MASK;
  (void)LCD_GCR_RVTRIM_SHIFT;
  (void)LCD_GCR_RVTRIM(1);
  LCD_GCR |= LCD_GCR_RVTRIM_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_RVTRIM_SHIFT);
  (void)LCD_GCR_RVEN_MASK;
  (void)LCD_GCR_RVEN_SHIFT;
  LCD_GCR |= LCD_GCR_RVEN_MASK;
  LCD_GCR &= ~(1U << LCD_GCR_RVEN_SHIFT);
  LCD_AR_REG(LCD) = LCD_AR_REG(LCD) + 1;
  (void)LCD_AR_BRATE_MASK;
  (void)LCD_AR_BRATE_SHIFT;
  (void)LCD_AR_BRATE(1);
  LCD_AR |= LCD_AR_BRATE_MASK;
  LCD_AR &= ~(1U << LCD_AR_BRATE_SHIFT);
  (void)LCD_AR_BMODE_MASK;
  (void)LCD_AR_BMODE_SHIFT;
  LCD_AR |= LCD_AR_BMODE_MASK;
  LCD_AR &= ~(1U << LCD_AR_BMODE_SHIFT);
  (void)LCD_AR_BLANK_MASK;
  (void)LCD_AR_BLANK_SHIFT;
  LCD_AR |= LCD_AR_BLANK_MASK;
  LCD_AR &= ~(1U << LCD_AR_BLANK_SHIFT);
  (void)LCD_AR_ALT_MASK;
  (void)LCD_AR_ALT_SHIFT;
  LCD_AR |= LCD_AR_ALT_MASK;
  LCD_AR &= ~(1U << LCD_AR_ALT_SHIFT);
  (void)LCD_AR_BLINK_MASK;
  (void)LCD_AR_BLINK_SHIFT;
  LCD_AR |= LCD_AR_BLINK_MASK;
  LCD_AR &= ~(1U << LCD_AR_BLINK_SHIFT);
  (void)LCD_AR_LCDIF_MASK;
  (void)LCD_AR_LCDIF_SHIFT;
  LCD_AR |= LCD_AR_LCDIF_MASK;
  LCD_AR &= ~(1U << LCD_AR_LCDIF_SHIFT);
  LCD_FDCR_REG(LCD) = LCD_FDCR_REG(LCD) + 1;
  (void)LCD_FDCR_FDPINID_MASK;
  (void)LCD_FDCR_FDPINID_SHIFT;
  (void)LCD_FDCR_FDPINID(1);
  LCD_FDCR |= LCD_FDCR_FDPINID_MASK;
  LCD_FDCR &= ~(1U << LCD_FDCR_FDPINID_SHIFT);
  (void)LCD_FDCR_FDBPEN_MASK;
  (void)LCD_FDCR_FDBPEN_SHIFT;
  LCD_FDCR |= LCD_FDCR_FDBPEN_MASK;
  LCD_FDCR &= ~(1U << LCD_FDCR_FDBPEN_SHIFT);
  (void)LCD_FDCR_FDEN_MASK;
  (void)LCD_FDCR_FDEN_SHIFT;
  LCD_FDCR |= LCD_FDCR_FDEN_MASK;
  LCD_FDCR &= ~(1U << LCD_FDCR_FDEN_SHIFT);
  (void)LCD_FDCR_FDSWW_MASK;
  (void)LCD_FDCR_FDSWW_SHIFT;
  (void)LCD_FDCR_FDSWW(1);
  LCD_FDCR |= LCD_FDCR_FDSWW_MASK;
  LCD_FDCR &= ~(1U << LCD_FDCR_FDSWW_SHIFT);
  (void)LCD_FDCR_FDPRS_MASK;
  (void)LCD_FDCR_FDPRS_SHIFT;
  (void)LCD_FDCR_FDPRS(1);
  LCD_FDCR |= LCD_FDCR_FDPRS_MASK;
  LCD_FDCR &= ~(1U << LCD_FDCR_FDPRS_SHIFT);
  LCD_FDSR_REG(LCD) = LCD_FDSR_REG(LCD) + 1;
  (void)LCD_FDSR_FDCNT_MASK;
  (void)LCD_FDSR_FDCNT_SHIFT;
  (void)LCD_FDSR_FDCNT(1);
  LCD_FDSR |= LCD_FDSR_FDCNT_MASK;
  LCD_FDSR &= ~(1U << LCD_FDSR_FDCNT_SHIFT);
  (void)LCD_FDSR_FDCF_MASK;
  (void)LCD_FDSR_FDCF_SHIFT;
  LCD_FDSR |= LCD_FDSR_FDCF_MASK;
  LCD_FDSR &= ~(1U << LCD_FDSR_FDCF_SHIFT);
  LCD_PEN_REG(LCD,0) = LCD_PEN_REG(LCD,0) + 1;
  LCD_PEN(0) = LCD_PEN(0) + 1;
  (void)LCD_PEN_PEN_MASK;
  (void)LCD_PEN_PEN_SHIFT;
  (void)LCD_PEN_PEN(1);
  LCD_PENL |= LCD_PEN_PEN_MASK;
  LCD_PENL &= ~(1U << LCD_PEN_PEN_SHIFT);
  LCD_BPEN_REG(LCD,0) = LCD_BPEN_REG(LCD,0) + 1;
  LCD_BPEN(0) = LCD_BPEN(0) + 1;
  (void)LCD_BPEN_BPEN_MASK;
  (void)LCD_BPEN_BPEN_SHIFT;
  (void)LCD_BPEN_BPEN(1);
  LCD_BPENL |= LCD_BPEN_BPEN_MASK;
  LCD_BPENL &= ~(1U << LCD_BPEN_BPEN_SHIFT);
  LCD_WF_REG(LCD,0) = LCD_WF_REG(LCD,0) + 1;
  LCD_WF(0) = LCD_WF(0) + 1;
  (void)LCD_WF_WF0_MASK;
  (void)LCD_WF_WF0_SHIFT;
  (void)LCD_WF_WF0(1);
  LCD_WF3TO0 |= LCD_WF_WF0_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF0_SHIFT);
  (void)LCD_WF_WF60_MASK;
  (void)LCD_WF_WF60_SHIFT;
  (void)LCD_WF_WF60(1);
  LCD_WF3TO0 |= LCD_WF_WF60_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF60_SHIFT);
  (void)LCD_WF_WF56_MASK;
  (void)LCD_WF_WF56_SHIFT;
  (void)LCD_WF_WF56(1);
  LCD_WF3TO0 |= LCD_WF_WF56_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF56_SHIFT);
  (void)LCD_WF_WF52_MASK;
  (void)LCD_WF_WF52_SHIFT;
  (void)LCD_WF_WF52(1);
  LCD_WF3TO0 |= LCD_WF_WF52_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF52_SHIFT);
  (void)LCD_WF_WF4_MASK;
  (void)LCD_WF_WF4_SHIFT;
  (void)LCD_WF_WF4(1);
  LCD_WF3TO0 |= LCD_WF_WF4_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF4_SHIFT);
  (void)LCD_WF_WF48_MASK;
  (void)LCD_WF_WF48_SHIFT;
  (void)LCD_WF_WF48(1);
  LCD_WF3TO0 |= LCD_WF_WF48_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF48_SHIFT);
  (void)LCD_WF_WF44_MASK;
  (void)LCD_WF_WF44_SHIFT;
  (void)LCD_WF_WF44(1);
  LCD_WF3TO0 |= LCD_WF_WF44_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF44_SHIFT);
  (void)LCD_WF_WF40_MASK;
  (void)LCD_WF_WF40_SHIFT;
  (void)LCD_WF_WF40(1);
  LCD_WF3TO0 |= LCD_WF_WF40_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF40_SHIFT);
  (void)LCD_WF_WF8_MASK;
  (void)LCD_WF_WF8_SHIFT;
  (void)LCD_WF_WF8(1);
  LCD_WF3TO0 |= LCD_WF_WF8_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF8_SHIFT);
  (void)LCD_WF_WF36_MASK;
  (void)LCD_WF_WF36_SHIFT;
  (void)LCD_WF_WF36(1);
  LCD_WF3TO0 |= LCD_WF_WF36_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF36_SHIFT);
  (void)LCD_WF_WF32_MASK;
  (void)LCD_WF_WF32_SHIFT;
  (void)LCD_WF_WF32(1);
  LCD_WF3TO0 |= LCD_WF_WF32_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF32_SHIFT);
  (void)LCD_WF_WF28_MASK;
  (void)LCD_WF_WF28_SHIFT;
  (void)LCD_WF_WF28(1);
  LCD_WF3TO0 |= LCD_WF_WF28_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF28_SHIFT);
  (void)LCD_WF_WF12_MASK;
  (void)LCD_WF_WF12_SHIFT;
  (void)LCD_WF_WF12(1);
  LCD_WF3TO0 |= LCD_WF_WF12_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF12_SHIFT);
  (void)LCD_WF_WF24_MASK;
  (void)LCD_WF_WF24_SHIFT;
  (void)LCD_WF_WF24(1);
  LCD_WF3TO0 |= LCD_WF_WF24_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF24_SHIFT);
  (void)LCD_WF_WF20_MASK;
  (void)LCD_WF_WF20_SHIFT;
  (void)LCD_WF_WF20(1);
  LCD_WF3TO0 |= LCD_WF_WF20_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF20_SHIFT);
  (void)LCD_WF_WF16_MASK;
  (void)LCD_WF_WF16_SHIFT;
  (void)LCD_WF_WF16(1);
  LCD_WF3TO0 |= LCD_WF_WF16_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF16_SHIFT);
  (void)LCD_WF_WF5_MASK;
  (void)LCD_WF_WF5_SHIFT;
  (void)LCD_WF_WF5(1);
  LCD_WF3TO0 |= LCD_WF_WF5_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF5_SHIFT);
  (void)LCD_WF_WF49_MASK;
  (void)LCD_WF_WF49_SHIFT;
  (void)LCD_WF_WF49(1);
  LCD_WF3TO0 |= LCD_WF_WF49_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF49_SHIFT);
  (void)LCD_WF_WF45_MASK;
  (void)LCD_WF_WF45_SHIFT;
  (void)LCD_WF_WF45(1);
  LCD_WF3TO0 |= LCD_WF_WF45_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF45_SHIFT);
  (void)LCD_WF_WF61_MASK;
  (void)LCD_WF_WF61_SHIFT;
  (void)LCD_WF_WF61(1);
  LCD_WF3TO0 |= LCD_WF_WF61_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF61_SHIFT);
  (void)LCD_WF_WF25_MASK;
  (void)LCD_WF_WF25_SHIFT;
  (void)LCD_WF_WF25(1);
  LCD_WF3TO0 |= LCD_WF_WF25_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF25_SHIFT);
  (void)LCD_WF_WF17_MASK;
  (void)LCD_WF_WF17_SHIFT;
  (void)LCD_WF_WF17(1);
  LCD_WF3TO0 |= LCD_WF_WF17_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF17_SHIFT);
  (void)LCD_WF_WF41_MASK;
  (void)LCD_WF_WF41_SHIFT;
  (void)LCD_WF_WF41(1);
  LCD_WF3TO0 |= LCD_WF_WF41_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF41_SHIFT);
  (void)LCD_WF_WF13_MASK;
  (void)LCD_WF_WF13_SHIFT;
  (void)LCD_WF_WF13(1);
  LCD_WF3TO0 |= LCD_WF_WF13_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF13_SHIFT);
  (void)LCD_WF_WF57_MASK;
  (void)LCD_WF_WF57_SHIFT;
  (void)LCD_WF_WF57(1);
  LCD_WF3TO0 |= LCD_WF_WF57_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF57_SHIFT);
  (void)LCD_WF_WF53_MASK;
  (void)LCD_WF_WF53_SHIFT;
  (void)LCD_WF_WF53(1);
  LCD_WF3TO0 |= LCD_WF_WF53_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF53_SHIFT);
  (void)LCD_WF_WF37_MASK;
  (void)LCD_WF_WF37_SHIFT;
  (void)LCD_WF_WF37(1);
  LCD_WF3TO0 |= LCD_WF_WF37_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF37_SHIFT);
  (void)LCD_WF_WF9_MASK;
  (void)LCD_WF_WF9_SHIFT;
  (void)LCD_WF_WF9(1);
  LCD_WF3TO0 |= LCD_WF_WF9_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF9_SHIFT);
  (void)LCD_WF_WF1_MASK;
  (void)LCD_WF_WF1_SHIFT;
  (void)LCD_WF_WF1(1);
  LCD_WF3TO0 |= LCD_WF_WF1_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF1_SHIFT);
  (void)LCD_WF_WF29_MASK;
  (void)LCD_WF_WF29_SHIFT;
  (void)LCD_WF_WF29(1);
  LCD_WF3TO0 |= LCD_WF_WF29_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF29_SHIFT);
  (void)LCD_WF_WF33_MASK;
  (void)LCD_WF_WF33_SHIFT;
  (void)LCD_WF_WF33(1);
  LCD_WF3TO0 |= LCD_WF_WF33_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF33_SHIFT);
  (void)LCD_WF_WF21_MASK;
  (void)LCD_WF_WF21_SHIFT;
  (void)LCD_WF_WF21(1);
  LCD_WF3TO0 |= LCD_WF_WF21_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF21_SHIFT);
  (void)LCD_WF_WF26_MASK;
  (void)LCD_WF_WF26_SHIFT;
  (void)LCD_WF_WF26(1);
  LCD_WF3TO0 |= LCD_WF_WF26_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF26_SHIFT);
  (void)LCD_WF_WF46_MASK;
  (void)LCD_WF_WF46_SHIFT;
  (void)LCD_WF_WF46(1);
  LCD_WF3TO0 |= LCD_WF_WF46_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF46_SHIFT);
  (void)LCD_WF_WF6_MASK;
  (void)LCD_WF_WF6_SHIFT;
  (void)LCD_WF_WF6(1);
  LCD_WF3TO0 |= LCD_WF_WF6_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF6_SHIFT);
  (void)LCD_WF_WF42_MASK;
  (void)LCD_WF_WF42_SHIFT;
  (void)LCD_WF_WF42(1);
  LCD_WF3TO0 |= LCD_WF_WF42_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF42_SHIFT);
  (void)LCD_WF_WF18_MASK;
  (void)LCD_WF_WF18_SHIFT;
  (void)LCD_WF_WF18(1);
  LCD_WF3TO0 |= LCD_WF_WF18_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF18_SHIFT);
  (void)LCD_WF_WF38_MASK;
  (void)LCD_WF_WF38_SHIFT;
  (void)LCD_WF_WF38(1);
  LCD_WF3TO0 |= LCD_WF_WF38_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF38_SHIFT);
  (void)LCD_WF_WF22_MASK;
  (void)LCD_WF_WF22_SHIFT;
  (void)LCD_WF_WF22(1);
  LCD_WF3TO0 |= LCD_WF_WF22_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF22_SHIFT);
  (void)LCD_WF_WF34_MASK;
  (void)LCD_WF_WF34_SHIFT;
  (void)LCD_WF_WF34(1);
  LCD_WF3TO0 |= LCD_WF_WF34_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF34_SHIFT);
  (void)LCD_WF_WF50_MASK;
  (void)LCD_WF_WF50_SHIFT;
  (void)LCD_WF_WF50(1);
  LCD_WF3TO0 |= LCD_WF_WF50_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF50_SHIFT);
  (void)LCD_WF_WF14_MASK;
  (void)LCD_WF_WF14_SHIFT;
  (void)LCD_WF_WF14(1);
  LCD_WF3TO0 |= LCD_WF_WF14_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF14_SHIFT);
  (void)LCD_WF_WF54_MASK;
  (void)LCD_WF_WF54_SHIFT;
  (void)LCD_WF_WF54(1);
  LCD_WF3TO0 |= LCD_WF_WF54_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF54_SHIFT);
  (void)LCD_WF_WF2_MASK;
  (void)LCD_WF_WF2_SHIFT;
  (void)LCD_WF_WF2(1);
  LCD_WF3TO0 |= LCD_WF_WF2_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF2_SHIFT);
  (void)LCD_WF_WF58_MASK;
  (void)LCD_WF_WF58_SHIFT;
  (void)LCD_WF_WF58(1);
  LCD_WF3TO0 |= LCD_WF_WF58_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF58_SHIFT);
  (void)LCD_WF_WF30_MASK;
  (void)LCD_WF_WF30_SHIFT;
  (void)LCD_WF_WF30(1);
  LCD_WF3TO0 |= LCD_WF_WF30_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF30_SHIFT);
  (void)LCD_WF_WF62_MASK;
  (void)LCD_WF_WF62_SHIFT;
  (void)LCD_WF_WF62(1);
  LCD_WF3TO0 |= LCD_WF_WF62_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF62_SHIFT);
  (void)LCD_WF_WF10_MASK;
  (void)LCD_WF_WF10_SHIFT;
  (void)LCD_WF_WF10(1);
  LCD_WF3TO0 |= LCD_WF_WF10_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF10_SHIFT);
  (void)LCD_WF_WF63_MASK;
  (void)LCD_WF_WF63_SHIFT;
  (void)LCD_WF_WF63(1);
  LCD_WF3TO0 |= LCD_WF_WF63_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF63_SHIFT);
  (void)LCD_WF_WF59_MASK;
  (void)LCD_WF_WF59_SHIFT;
  (void)LCD_WF_WF59(1);
  LCD_WF3TO0 |= LCD_WF_WF59_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF59_SHIFT);
  (void)LCD_WF_WF55_MASK;
  (void)LCD_WF_WF55_SHIFT;
  (void)LCD_WF_WF55(1);
  LCD_WF3TO0 |= LCD_WF_WF55_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF55_SHIFT);
  (void)LCD_WF_WF3_MASK;
  (void)LCD_WF_WF3_SHIFT;
  (void)LCD_WF_WF3(1);
  LCD_WF3TO0 |= LCD_WF_WF3_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF3_SHIFT);
  (void)LCD_WF_WF51_MASK;
  (void)LCD_WF_WF51_SHIFT;
  (void)LCD_WF_WF51(1);
  LCD_WF3TO0 |= LCD_WF_WF51_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF51_SHIFT);
  (void)LCD_WF_WF47_MASK;
  (void)LCD_WF_WF47_SHIFT;
  (void)LCD_WF_WF47(1);
  LCD_WF3TO0 |= LCD_WF_WF47_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF47_SHIFT);
  (void)LCD_WF_WF43_MASK;
  (void)LCD_WF_WF43_SHIFT;
  (void)LCD_WF_WF43(1);
  LCD_WF3TO0 |= LCD_WF_WF43_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF43_SHIFT);
  (void)LCD_WF_WF7_MASK;
  (void)LCD_WF_WF7_SHIFT;
  (void)LCD_WF_WF7(1);
  LCD_WF3TO0 |= LCD_WF_WF7_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF7_SHIFT);
  (void)LCD_WF_WF39_MASK;
  (void)LCD_WF_WF39_SHIFT;
  (void)LCD_WF_WF39(1);
  LCD_WF3TO0 |= LCD_WF_WF39_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF39_SHIFT);
  (void)LCD_WF_WF35_MASK;
  (void)LCD_WF_WF35_SHIFT;
  (void)LCD_WF_WF35(1);
  LCD_WF3TO0 |= LCD_WF_WF35_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF35_SHIFT);
  (void)LCD_WF_WF31_MASK;
  (void)LCD_WF_WF31_SHIFT;
  (void)LCD_WF_WF31(1);
  LCD_WF3TO0 |= LCD_WF_WF31_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF31_SHIFT);
  (void)LCD_WF_WF11_MASK;
  (void)LCD_WF_WF11_SHIFT;
  (void)LCD_WF_WF11(1);
  LCD_WF3TO0 |= LCD_WF_WF11_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF11_SHIFT);
  (void)LCD_WF_WF27_MASK;
  (void)LCD_WF_WF27_SHIFT;
  (void)LCD_WF_WF27(1);
  LCD_WF3TO0 |= LCD_WF_WF27_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF27_SHIFT);
  (void)LCD_WF_WF23_MASK;
  (void)LCD_WF_WF23_SHIFT;
  (void)LCD_WF_WF23(1);
  LCD_WF3TO0 |= LCD_WF_WF23_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF23_SHIFT);
  (void)LCD_WF_WF19_MASK;
  (void)LCD_WF_WF19_SHIFT;
  (void)LCD_WF_WF19(1);
  LCD_WF3TO0 |= LCD_WF_WF19_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF19_SHIFT);
  (void)LCD_WF_WF15_MASK;
  (void)LCD_WF_WF15_SHIFT;
  (void)LCD_WF_WF15(1);
  LCD_WF3TO0 |= LCD_WF_WF15_MASK;
  LCD_WF3TO0 &= ~(1U << LCD_WF_WF15_SHIFT);
  LCD_WF8B_REG(LCD,0) = LCD_WF8B_REG(LCD,0) + 1;
  LCD_WF8B(0) = LCD_WF8B(0) + 1;
  (void)LCD_WF8B_BPALCD0_MASK;
  (void)LCD_WF8B_BPALCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD0_SHIFT);
  (void)LCD_WF8B_BPALCD63_MASK;
  (void)LCD_WF8B_BPALCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD63_SHIFT);
  (void)LCD_WF8B_BPALCD62_MASK;
  (void)LCD_WF8B_BPALCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD62_SHIFT);
  (void)LCD_WF8B_BPALCD61_MASK;
  (void)LCD_WF8B_BPALCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD61_SHIFT);
  (void)LCD_WF8B_BPALCD60_MASK;
  (void)LCD_WF8B_BPALCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD60_SHIFT);
  (void)LCD_WF8B_BPALCD59_MASK;
  (void)LCD_WF8B_BPALCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD59_SHIFT);
  (void)LCD_WF8B_BPALCD58_MASK;
  (void)LCD_WF8B_BPALCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD58_SHIFT);
  (void)LCD_WF8B_BPALCD57_MASK;
  (void)LCD_WF8B_BPALCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD57_SHIFT);
  (void)LCD_WF8B_BPALCD1_MASK;
  (void)LCD_WF8B_BPALCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD1_SHIFT);
  (void)LCD_WF8B_BPALCD56_MASK;
  (void)LCD_WF8B_BPALCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD56_SHIFT);
  (void)LCD_WF8B_BPALCD55_MASK;
  (void)LCD_WF8B_BPALCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD55_SHIFT);
  (void)LCD_WF8B_BPALCD54_MASK;
  (void)LCD_WF8B_BPALCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD54_SHIFT);
  (void)LCD_WF8B_BPALCD53_MASK;
  (void)LCD_WF8B_BPALCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD53_SHIFT);
  (void)LCD_WF8B_BPALCD52_MASK;
  (void)LCD_WF8B_BPALCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD52_SHIFT);
  (void)LCD_WF8B_BPALCD51_MASK;
  (void)LCD_WF8B_BPALCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD51_SHIFT);
  (void)LCD_WF8B_BPALCD50_MASK;
  (void)LCD_WF8B_BPALCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD50_SHIFT);
  (void)LCD_WF8B_BPALCD2_MASK;
  (void)LCD_WF8B_BPALCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD2_SHIFT);
  (void)LCD_WF8B_BPALCD49_MASK;
  (void)LCD_WF8B_BPALCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD49_SHIFT);
  (void)LCD_WF8B_BPALCD48_MASK;
  (void)LCD_WF8B_BPALCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD48_SHIFT);
  (void)LCD_WF8B_BPALCD47_MASK;
  (void)LCD_WF8B_BPALCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD47_SHIFT);
  (void)LCD_WF8B_BPALCD46_MASK;
  (void)LCD_WF8B_BPALCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD46_SHIFT);
  (void)LCD_WF8B_BPALCD45_MASK;
  (void)LCD_WF8B_BPALCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD45_SHIFT);
  (void)LCD_WF8B_BPALCD44_MASK;
  (void)LCD_WF8B_BPALCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD44_SHIFT);
  (void)LCD_WF8B_BPALCD43_MASK;
  (void)LCD_WF8B_BPALCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD43_SHIFT);
  (void)LCD_WF8B_BPALCD3_MASK;
  (void)LCD_WF8B_BPALCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD3_SHIFT);
  (void)LCD_WF8B_BPALCD42_MASK;
  (void)LCD_WF8B_BPALCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD42_SHIFT);
  (void)LCD_WF8B_BPALCD41_MASK;
  (void)LCD_WF8B_BPALCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD41_SHIFT);
  (void)LCD_WF8B_BPALCD40_MASK;
  (void)LCD_WF8B_BPALCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD40_SHIFT);
  (void)LCD_WF8B_BPALCD39_MASK;
  (void)LCD_WF8B_BPALCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD39_SHIFT);
  (void)LCD_WF8B_BPALCD38_MASK;
  (void)LCD_WF8B_BPALCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD38_SHIFT);
  (void)LCD_WF8B_BPALCD37_MASK;
  (void)LCD_WF8B_BPALCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD37_SHIFT);
  (void)LCD_WF8B_BPALCD36_MASK;
  (void)LCD_WF8B_BPALCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD36_SHIFT);
  (void)LCD_WF8B_BPALCD4_MASK;
  (void)LCD_WF8B_BPALCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD4_SHIFT);
  (void)LCD_WF8B_BPALCD35_MASK;
  (void)LCD_WF8B_BPALCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD35_SHIFT);
  (void)LCD_WF8B_BPALCD34_MASK;
  (void)LCD_WF8B_BPALCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD34_SHIFT);
  (void)LCD_WF8B_BPALCD33_MASK;
  (void)LCD_WF8B_BPALCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD33_SHIFT);
  (void)LCD_WF8B_BPALCD32_MASK;
  (void)LCD_WF8B_BPALCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD32_SHIFT);
  (void)LCD_WF8B_BPALCD31_MASK;
  (void)LCD_WF8B_BPALCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD31_SHIFT);
  (void)LCD_WF8B_BPALCD30_MASK;
  (void)LCD_WF8B_BPALCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD30_SHIFT);
  (void)LCD_WF8B_BPALCD29_MASK;
  (void)LCD_WF8B_BPALCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD29_SHIFT);
  (void)LCD_WF8B_BPALCD5_MASK;
  (void)LCD_WF8B_BPALCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD5_SHIFT);
  (void)LCD_WF8B_BPALCD28_MASK;
  (void)LCD_WF8B_BPALCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD28_SHIFT);
  (void)LCD_WF8B_BPALCD27_MASK;
  (void)LCD_WF8B_BPALCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD27_SHIFT);
  (void)LCD_WF8B_BPALCD26_MASK;
  (void)LCD_WF8B_BPALCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD26_SHIFT);
  (void)LCD_WF8B_BPALCD25_MASK;
  (void)LCD_WF8B_BPALCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD25_SHIFT);
  (void)LCD_WF8B_BPALCD24_MASK;
  (void)LCD_WF8B_BPALCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD24_SHIFT);
  (void)LCD_WF8B_BPALCD23_MASK;
  (void)LCD_WF8B_BPALCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD23_SHIFT);
  (void)LCD_WF8B_BPALCD22_MASK;
  (void)LCD_WF8B_BPALCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD22_SHIFT);
  (void)LCD_WF8B_BPALCD6_MASK;
  (void)LCD_WF8B_BPALCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD6_SHIFT);
  (void)LCD_WF8B_BPALCD21_MASK;
  (void)LCD_WF8B_BPALCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD21_SHIFT);
  (void)LCD_WF8B_BPALCD20_MASK;
  (void)LCD_WF8B_BPALCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD20_SHIFT);
  (void)LCD_WF8B_BPALCD19_MASK;
  (void)LCD_WF8B_BPALCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD19_SHIFT);
  (void)LCD_WF8B_BPALCD18_MASK;
  (void)LCD_WF8B_BPALCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD18_SHIFT);
  (void)LCD_WF8B_BPALCD17_MASK;
  (void)LCD_WF8B_BPALCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD17_SHIFT);
  (void)LCD_WF8B_BPALCD16_MASK;
  (void)LCD_WF8B_BPALCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD16_SHIFT);
  (void)LCD_WF8B_BPALCD15_MASK;
  (void)LCD_WF8B_BPALCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD15_SHIFT);
  (void)LCD_WF8B_BPALCD7_MASK;
  (void)LCD_WF8B_BPALCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD7_SHIFT);
  (void)LCD_WF8B_BPALCD14_MASK;
  (void)LCD_WF8B_BPALCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD14_SHIFT);
  (void)LCD_WF8B_BPALCD13_MASK;
  (void)LCD_WF8B_BPALCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD13_SHIFT);
  (void)LCD_WF8B_BPALCD12_MASK;
  (void)LCD_WF8B_BPALCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD12_SHIFT);
  (void)LCD_WF8B_BPALCD11_MASK;
  (void)LCD_WF8B_BPALCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD11_SHIFT);
  (void)LCD_WF8B_BPALCD10_MASK;
  (void)LCD_WF8B_BPALCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD10_SHIFT);
  (void)LCD_WF8B_BPALCD9_MASK;
  (void)LCD_WF8B_BPALCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD9_SHIFT);
  (void)LCD_WF8B_BPALCD8_MASK;
  (void)LCD_WF8B_BPALCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPALCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPALCD8_SHIFT);
  (void)LCD_WF8B_BPBLCD1_MASK;
  (void)LCD_WF8B_BPBLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD1_SHIFT);
  (void)LCD_WF8B_BPBLCD32_MASK;
  (void)LCD_WF8B_BPBLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD32_SHIFT);
  (void)LCD_WF8B_BPBLCD30_MASK;
  (void)LCD_WF8B_BPBLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD30_SHIFT);
  (void)LCD_WF8B_BPBLCD60_MASK;
  (void)LCD_WF8B_BPBLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD60_SHIFT);
  (void)LCD_WF8B_BPBLCD24_MASK;
  (void)LCD_WF8B_BPBLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD24_SHIFT);
  (void)LCD_WF8B_BPBLCD28_MASK;
  (void)LCD_WF8B_BPBLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD28_SHIFT);
  (void)LCD_WF8B_BPBLCD23_MASK;
  (void)LCD_WF8B_BPBLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD23_SHIFT);
  (void)LCD_WF8B_BPBLCD48_MASK;
  (void)LCD_WF8B_BPBLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD48_SHIFT);
  (void)LCD_WF8B_BPBLCD10_MASK;
  (void)LCD_WF8B_BPBLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD10_SHIFT);
  (void)LCD_WF8B_BPBLCD15_MASK;
  (void)LCD_WF8B_BPBLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD15_SHIFT);
  (void)LCD_WF8B_BPBLCD36_MASK;
  (void)LCD_WF8B_BPBLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD36_SHIFT);
  (void)LCD_WF8B_BPBLCD44_MASK;
  (void)LCD_WF8B_BPBLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD44_SHIFT);
  (void)LCD_WF8B_BPBLCD62_MASK;
  (void)LCD_WF8B_BPBLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD62_SHIFT);
  (void)LCD_WF8B_BPBLCD53_MASK;
  (void)LCD_WF8B_BPBLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD53_SHIFT);
  (void)LCD_WF8B_BPBLCD22_MASK;
  (void)LCD_WF8B_BPBLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD22_SHIFT);
  (void)LCD_WF8B_BPBLCD47_MASK;
  (void)LCD_WF8B_BPBLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD47_SHIFT);
  (void)LCD_WF8B_BPBLCD33_MASK;
  (void)LCD_WF8B_BPBLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD33_SHIFT);
  (void)LCD_WF8B_BPBLCD2_MASK;
  (void)LCD_WF8B_BPBLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD2_SHIFT);
  (void)LCD_WF8B_BPBLCD49_MASK;
  (void)LCD_WF8B_BPBLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD49_SHIFT);
  (void)LCD_WF8B_BPBLCD0_MASK;
  (void)LCD_WF8B_BPBLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD0_SHIFT);
  (void)LCD_WF8B_BPBLCD55_MASK;
  (void)LCD_WF8B_BPBLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD55_SHIFT);
  (void)LCD_WF8B_BPBLCD56_MASK;
  (void)LCD_WF8B_BPBLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD56_SHIFT);
  (void)LCD_WF8B_BPBLCD21_MASK;
  (void)LCD_WF8B_BPBLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD21_SHIFT);
  (void)LCD_WF8B_BPBLCD6_MASK;
  (void)LCD_WF8B_BPBLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD6_SHIFT);
  (void)LCD_WF8B_BPBLCD29_MASK;
  (void)LCD_WF8B_BPBLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD29_SHIFT);
  (void)LCD_WF8B_BPBLCD25_MASK;
  (void)LCD_WF8B_BPBLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD25_SHIFT);
  (void)LCD_WF8B_BPBLCD8_MASK;
  (void)LCD_WF8B_BPBLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD8_SHIFT);
  (void)LCD_WF8B_BPBLCD54_MASK;
  (void)LCD_WF8B_BPBLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD54_SHIFT);
  (void)LCD_WF8B_BPBLCD38_MASK;
  (void)LCD_WF8B_BPBLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD38_SHIFT);
  (void)LCD_WF8B_BPBLCD43_MASK;
  (void)LCD_WF8B_BPBLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD43_SHIFT);
  (void)LCD_WF8B_BPBLCD20_MASK;
  (void)LCD_WF8B_BPBLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD20_SHIFT);
  (void)LCD_WF8B_BPBLCD9_MASK;
  (void)LCD_WF8B_BPBLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD9_SHIFT);
  (void)LCD_WF8B_BPBLCD7_MASK;
  (void)LCD_WF8B_BPBLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD7_SHIFT);
  (void)LCD_WF8B_BPBLCD50_MASK;
  (void)LCD_WF8B_BPBLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD50_SHIFT);
  (void)LCD_WF8B_BPBLCD40_MASK;
  (void)LCD_WF8B_BPBLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD40_SHIFT);
  (void)LCD_WF8B_BPBLCD63_MASK;
  (void)LCD_WF8B_BPBLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD63_SHIFT);
  (void)LCD_WF8B_BPBLCD26_MASK;
  (void)LCD_WF8B_BPBLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD26_SHIFT);
  (void)LCD_WF8B_BPBLCD12_MASK;
  (void)LCD_WF8B_BPBLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD12_SHIFT);
  (void)LCD_WF8B_BPBLCD19_MASK;
  (void)LCD_WF8B_BPBLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD19_SHIFT);
  (void)LCD_WF8B_BPBLCD34_MASK;
  (void)LCD_WF8B_BPBLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD34_SHIFT);
  (void)LCD_WF8B_BPBLCD39_MASK;
  (void)LCD_WF8B_BPBLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD39_SHIFT);
  (void)LCD_WF8B_BPBLCD59_MASK;
  (void)LCD_WF8B_BPBLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD59_SHIFT);
  (void)LCD_WF8B_BPBLCD61_MASK;
  (void)LCD_WF8B_BPBLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD61_SHIFT);
  (void)LCD_WF8B_BPBLCD37_MASK;
  (void)LCD_WF8B_BPBLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD37_SHIFT);
  (void)LCD_WF8B_BPBLCD31_MASK;
  (void)LCD_WF8B_BPBLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD31_SHIFT);
  (void)LCD_WF8B_BPBLCD58_MASK;
  (void)LCD_WF8B_BPBLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD58_SHIFT);
  (void)LCD_WF8B_BPBLCD18_MASK;
  (void)LCD_WF8B_BPBLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD18_SHIFT);
  (void)LCD_WF8B_BPBLCD45_MASK;
  (void)LCD_WF8B_BPBLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD45_SHIFT);
  (void)LCD_WF8B_BPBLCD27_MASK;
  (void)LCD_WF8B_BPBLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD27_SHIFT);
  (void)LCD_WF8B_BPBLCD14_MASK;
  (void)LCD_WF8B_BPBLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD14_SHIFT);
  (void)LCD_WF8B_BPBLCD51_MASK;
  (void)LCD_WF8B_BPBLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD51_SHIFT);
  (void)LCD_WF8B_BPBLCD52_MASK;
  (void)LCD_WF8B_BPBLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD52_SHIFT);
  (void)LCD_WF8B_BPBLCD4_MASK;
  (void)LCD_WF8B_BPBLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD4_SHIFT);
  (void)LCD_WF8B_BPBLCD35_MASK;
  (void)LCD_WF8B_BPBLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD35_SHIFT);
  (void)LCD_WF8B_BPBLCD17_MASK;
  (void)LCD_WF8B_BPBLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD17_SHIFT);
  (void)LCD_WF8B_BPBLCD41_MASK;
  (void)LCD_WF8B_BPBLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD41_SHIFT);
  (void)LCD_WF8B_BPBLCD11_MASK;
  (void)LCD_WF8B_BPBLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD11_SHIFT);
  (void)LCD_WF8B_BPBLCD46_MASK;
  (void)LCD_WF8B_BPBLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD46_SHIFT);
  (void)LCD_WF8B_BPBLCD57_MASK;
  (void)LCD_WF8B_BPBLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD57_SHIFT);
  (void)LCD_WF8B_BPBLCD42_MASK;
  (void)LCD_WF8B_BPBLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD42_SHIFT);
  (void)LCD_WF8B_BPBLCD5_MASK;
  (void)LCD_WF8B_BPBLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD5_SHIFT);
  (void)LCD_WF8B_BPBLCD3_MASK;
  (void)LCD_WF8B_BPBLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD3_SHIFT);
  (void)LCD_WF8B_BPBLCD16_MASK;
  (void)LCD_WF8B_BPBLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD16_SHIFT);
  (void)LCD_WF8B_BPBLCD13_MASK;
  (void)LCD_WF8B_BPBLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPBLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPBLCD13_SHIFT);
  (void)LCD_WF8B_BPCLCD10_MASK;
  (void)LCD_WF8B_BPCLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD10_SHIFT);
  (void)LCD_WF8B_BPCLCD55_MASK;
  (void)LCD_WF8B_BPCLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD55_SHIFT);
  (void)LCD_WF8B_BPCLCD2_MASK;
  (void)LCD_WF8B_BPCLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD2_SHIFT);
  (void)LCD_WF8B_BPCLCD23_MASK;
  (void)LCD_WF8B_BPCLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD23_SHIFT);
  (void)LCD_WF8B_BPCLCD48_MASK;
  (void)LCD_WF8B_BPCLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD48_SHIFT);
  (void)LCD_WF8B_BPCLCD24_MASK;
  (void)LCD_WF8B_BPCLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD24_SHIFT);
  (void)LCD_WF8B_BPCLCD60_MASK;
  (void)LCD_WF8B_BPCLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD60_SHIFT);
  (void)LCD_WF8B_BPCLCD47_MASK;
  (void)LCD_WF8B_BPCLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD47_SHIFT);
  (void)LCD_WF8B_BPCLCD22_MASK;
  (void)LCD_WF8B_BPCLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD22_SHIFT);
  (void)LCD_WF8B_BPCLCD8_MASK;
  (void)LCD_WF8B_BPCLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD8_SHIFT);
  (void)LCD_WF8B_BPCLCD21_MASK;
  (void)LCD_WF8B_BPCLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD21_SHIFT);
  (void)LCD_WF8B_BPCLCD49_MASK;
  (void)LCD_WF8B_BPCLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD49_SHIFT);
  (void)LCD_WF8B_BPCLCD25_MASK;
  (void)LCD_WF8B_BPCLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD25_SHIFT);
  (void)LCD_WF8B_BPCLCD1_MASK;
  (void)LCD_WF8B_BPCLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD1_SHIFT);
  (void)LCD_WF8B_BPCLCD20_MASK;
  (void)LCD_WF8B_BPCLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD20_SHIFT);
  (void)LCD_WF8B_BPCLCD50_MASK;
  (void)LCD_WF8B_BPCLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD50_SHIFT);
  (void)LCD_WF8B_BPCLCD19_MASK;
  (void)LCD_WF8B_BPCLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD19_SHIFT);
  (void)LCD_WF8B_BPCLCD26_MASK;
  (void)LCD_WF8B_BPCLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD26_SHIFT);
  (void)LCD_WF8B_BPCLCD59_MASK;
  (void)LCD_WF8B_BPCLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD59_SHIFT);
  (void)LCD_WF8B_BPCLCD61_MASK;
  (void)LCD_WF8B_BPCLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD61_SHIFT);
  (void)LCD_WF8B_BPCLCD46_MASK;
  (void)LCD_WF8B_BPCLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD46_SHIFT);
  (void)LCD_WF8B_BPCLCD18_MASK;
  (void)LCD_WF8B_BPCLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD18_SHIFT);
  (void)LCD_WF8B_BPCLCD5_MASK;
  (void)LCD_WF8B_BPCLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD5_SHIFT);
  (void)LCD_WF8B_BPCLCD63_MASK;
  (void)LCD_WF8B_BPCLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD63_SHIFT);
  (void)LCD_WF8B_BPCLCD27_MASK;
  (void)LCD_WF8B_BPCLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD27_SHIFT);
  (void)LCD_WF8B_BPCLCD17_MASK;
  (void)LCD_WF8B_BPCLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD17_SHIFT);
  (void)LCD_WF8B_BPCLCD51_MASK;
  (void)LCD_WF8B_BPCLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD51_SHIFT);
  (void)LCD_WF8B_BPCLCD9_MASK;
  (void)LCD_WF8B_BPCLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD9_SHIFT);
  (void)LCD_WF8B_BPCLCD54_MASK;
  (void)LCD_WF8B_BPCLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD54_SHIFT);
  (void)LCD_WF8B_BPCLCD15_MASK;
  (void)LCD_WF8B_BPCLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD15_SHIFT);
  (void)LCD_WF8B_BPCLCD16_MASK;
  (void)LCD_WF8B_BPCLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD16_SHIFT);
  (void)LCD_WF8B_BPCLCD14_MASK;
  (void)LCD_WF8B_BPCLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD14_SHIFT);
  (void)LCD_WF8B_BPCLCD32_MASK;
  (void)LCD_WF8B_BPCLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD32_SHIFT);
  (void)LCD_WF8B_BPCLCD28_MASK;
  (void)LCD_WF8B_BPCLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD28_SHIFT);
  (void)LCD_WF8B_BPCLCD53_MASK;
  (void)LCD_WF8B_BPCLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD53_SHIFT);
  (void)LCD_WF8B_BPCLCD33_MASK;
  (void)LCD_WF8B_BPCLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD33_SHIFT);
  (void)LCD_WF8B_BPCLCD0_MASK;
  (void)LCD_WF8B_BPCLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD0_SHIFT);
  (void)LCD_WF8B_BPCLCD43_MASK;
  (void)LCD_WF8B_BPCLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD43_SHIFT);
  (void)LCD_WF8B_BPCLCD7_MASK;
  (void)LCD_WF8B_BPCLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD7_SHIFT);
  (void)LCD_WF8B_BPCLCD4_MASK;
  (void)LCD_WF8B_BPCLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD4_SHIFT);
  (void)LCD_WF8B_BPCLCD34_MASK;
  (void)LCD_WF8B_BPCLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD34_SHIFT);
  (void)LCD_WF8B_BPCLCD29_MASK;
  (void)LCD_WF8B_BPCLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD29_SHIFT);
  (void)LCD_WF8B_BPCLCD45_MASK;
  (void)LCD_WF8B_BPCLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD45_SHIFT);
  (void)LCD_WF8B_BPCLCD57_MASK;
  (void)LCD_WF8B_BPCLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD57_SHIFT);
  (void)LCD_WF8B_BPCLCD42_MASK;
  (void)LCD_WF8B_BPCLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD42_SHIFT);
  (void)LCD_WF8B_BPCLCD35_MASK;
  (void)LCD_WF8B_BPCLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD35_SHIFT);
  (void)LCD_WF8B_BPCLCD13_MASK;
  (void)LCD_WF8B_BPCLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD13_SHIFT);
  (void)LCD_WF8B_BPCLCD36_MASK;
  (void)LCD_WF8B_BPCLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD36_SHIFT);
  (void)LCD_WF8B_BPCLCD30_MASK;
  (void)LCD_WF8B_BPCLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD30_SHIFT);
  (void)LCD_WF8B_BPCLCD52_MASK;
  (void)LCD_WF8B_BPCLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD52_SHIFT);
  (void)LCD_WF8B_BPCLCD58_MASK;
  (void)LCD_WF8B_BPCLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD58_SHIFT);
  (void)LCD_WF8B_BPCLCD41_MASK;
  (void)LCD_WF8B_BPCLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD41_SHIFT);
  (void)LCD_WF8B_BPCLCD37_MASK;
  (void)LCD_WF8B_BPCLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD37_SHIFT);
  (void)LCD_WF8B_BPCLCD3_MASK;
  (void)LCD_WF8B_BPCLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD3_SHIFT);
  (void)LCD_WF8B_BPCLCD12_MASK;
  (void)LCD_WF8B_BPCLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD12_SHIFT);
  (void)LCD_WF8B_BPCLCD11_MASK;
  (void)LCD_WF8B_BPCLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD11_SHIFT);
  (void)LCD_WF8B_BPCLCD38_MASK;
  (void)LCD_WF8B_BPCLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD38_SHIFT);
  (void)LCD_WF8B_BPCLCD44_MASK;
  (void)LCD_WF8B_BPCLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD44_SHIFT);
  (void)LCD_WF8B_BPCLCD31_MASK;
  (void)LCD_WF8B_BPCLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD31_SHIFT);
  (void)LCD_WF8B_BPCLCD40_MASK;
  (void)LCD_WF8B_BPCLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD40_SHIFT);
  (void)LCD_WF8B_BPCLCD62_MASK;
  (void)LCD_WF8B_BPCLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD62_SHIFT);
  (void)LCD_WF8B_BPCLCD56_MASK;
  (void)LCD_WF8B_BPCLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD56_SHIFT);
  (void)LCD_WF8B_BPCLCD39_MASK;
  (void)LCD_WF8B_BPCLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD39_SHIFT);
  (void)LCD_WF8B_BPCLCD6_MASK;
  (void)LCD_WF8B_BPCLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPCLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPCLCD6_SHIFT);
  (void)LCD_WF8B_BPDLCD47_MASK;
  (void)LCD_WF8B_BPDLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD47_SHIFT);
  (void)LCD_WF8B_BPDLCD23_MASK;
  (void)LCD_WF8B_BPDLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD23_SHIFT);
  (void)LCD_WF8B_BPDLCD48_MASK;
  (void)LCD_WF8B_BPDLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD48_SHIFT);
  (void)LCD_WF8B_BPDLCD24_MASK;
  (void)LCD_WF8B_BPDLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD24_SHIFT);
  (void)LCD_WF8B_BPDLCD15_MASK;
  (void)LCD_WF8B_BPDLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD15_SHIFT);
  (void)LCD_WF8B_BPDLCD22_MASK;
  (void)LCD_WF8B_BPDLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD22_SHIFT);
  (void)LCD_WF8B_BPDLCD60_MASK;
  (void)LCD_WF8B_BPDLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD60_SHIFT);
  (void)LCD_WF8B_BPDLCD10_MASK;
  (void)LCD_WF8B_BPDLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD10_SHIFT);
  (void)LCD_WF8B_BPDLCD21_MASK;
  (void)LCD_WF8B_BPDLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD21_SHIFT);
  (void)LCD_WF8B_BPDLCD49_MASK;
  (void)LCD_WF8B_BPDLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD49_SHIFT);
  (void)LCD_WF8B_BPDLCD1_MASK;
  (void)LCD_WF8B_BPDLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD1_SHIFT);
  (void)LCD_WF8B_BPDLCD25_MASK;
  (void)LCD_WF8B_BPDLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD25_SHIFT);
  (void)LCD_WF8B_BPDLCD20_MASK;
  (void)LCD_WF8B_BPDLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD20_SHIFT);
  (void)LCD_WF8B_BPDLCD2_MASK;
  (void)LCD_WF8B_BPDLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD2_SHIFT);
  (void)LCD_WF8B_BPDLCD55_MASK;
  (void)LCD_WF8B_BPDLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD55_SHIFT);
  (void)LCD_WF8B_BPDLCD59_MASK;
  (void)LCD_WF8B_BPDLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD59_SHIFT);
  (void)LCD_WF8B_BPDLCD5_MASK;
  (void)LCD_WF8B_BPDLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD5_SHIFT);
  (void)LCD_WF8B_BPDLCD19_MASK;
  (void)LCD_WF8B_BPDLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD19_SHIFT);
  (void)LCD_WF8B_BPDLCD6_MASK;
  (void)LCD_WF8B_BPDLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD6_SHIFT);
  (void)LCD_WF8B_BPDLCD26_MASK;
  (void)LCD_WF8B_BPDLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD26_SHIFT);
  (void)LCD_WF8B_BPDLCD0_MASK;
  (void)LCD_WF8B_BPDLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD0_SHIFT);
  (void)LCD_WF8B_BPDLCD50_MASK;
  (void)LCD_WF8B_BPDLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD50_SHIFT);
  (void)LCD_WF8B_BPDLCD46_MASK;
  (void)LCD_WF8B_BPDLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD46_SHIFT);
  (void)LCD_WF8B_BPDLCD18_MASK;
  (void)LCD_WF8B_BPDLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD18_SHIFT);
  (void)LCD_WF8B_BPDLCD61_MASK;
  (void)LCD_WF8B_BPDLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD61_SHIFT);
  (void)LCD_WF8B_BPDLCD9_MASK;
  (void)LCD_WF8B_BPDLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD9_SHIFT);
  (void)LCD_WF8B_BPDLCD17_MASK;
  (void)LCD_WF8B_BPDLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD17_SHIFT);
  (void)LCD_WF8B_BPDLCD27_MASK;
  (void)LCD_WF8B_BPDLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD27_SHIFT);
  (void)LCD_WF8B_BPDLCD53_MASK;
  (void)LCD_WF8B_BPDLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD53_SHIFT);
  (void)LCD_WF8B_BPDLCD51_MASK;
  (void)LCD_WF8B_BPDLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD51_SHIFT);
  (void)LCD_WF8B_BPDLCD54_MASK;
  (void)LCD_WF8B_BPDLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD54_SHIFT);
  (void)LCD_WF8B_BPDLCD13_MASK;
  (void)LCD_WF8B_BPDLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD13_SHIFT);
  (void)LCD_WF8B_BPDLCD16_MASK;
  (void)LCD_WF8B_BPDLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD16_SHIFT);
  (void)LCD_WF8B_BPDLCD32_MASK;
  (void)LCD_WF8B_BPDLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD32_SHIFT);
  (void)LCD_WF8B_BPDLCD14_MASK;
  (void)LCD_WF8B_BPDLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD14_SHIFT);
  (void)LCD_WF8B_BPDLCD28_MASK;
  (void)LCD_WF8B_BPDLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD28_SHIFT);
  (void)LCD_WF8B_BPDLCD43_MASK;
  (void)LCD_WF8B_BPDLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD43_SHIFT);
  (void)LCD_WF8B_BPDLCD4_MASK;
  (void)LCD_WF8B_BPDLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD4_SHIFT);
  (void)LCD_WF8B_BPDLCD45_MASK;
  (void)LCD_WF8B_BPDLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD45_SHIFT);
  (void)LCD_WF8B_BPDLCD8_MASK;
  (void)LCD_WF8B_BPDLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD8_SHIFT);
  (void)LCD_WF8B_BPDLCD62_MASK;
  (void)LCD_WF8B_BPDLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD62_SHIFT);
  (void)LCD_WF8B_BPDLCD33_MASK;
  (void)LCD_WF8B_BPDLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD33_SHIFT);
  (void)LCD_WF8B_BPDLCD34_MASK;
  (void)LCD_WF8B_BPDLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD34_SHIFT);
  (void)LCD_WF8B_BPDLCD29_MASK;
  (void)LCD_WF8B_BPDLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD29_SHIFT);
  (void)LCD_WF8B_BPDLCD58_MASK;
  (void)LCD_WF8B_BPDLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD58_SHIFT);
  (void)LCD_WF8B_BPDLCD57_MASK;
  (void)LCD_WF8B_BPDLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD57_SHIFT);
  (void)LCD_WF8B_BPDLCD42_MASK;
  (void)LCD_WF8B_BPDLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD42_SHIFT);
  (void)LCD_WF8B_BPDLCD35_MASK;
  (void)LCD_WF8B_BPDLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD35_SHIFT);
  (void)LCD_WF8B_BPDLCD52_MASK;
  (void)LCD_WF8B_BPDLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD52_SHIFT);
  (void)LCD_WF8B_BPDLCD7_MASK;
  (void)LCD_WF8B_BPDLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD7_SHIFT);
  (void)LCD_WF8B_BPDLCD36_MASK;
  (void)LCD_WF8B_BPDLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD36_SHIFT);
  (void)LCD_WF8B_BPDLCD30_MASK;
  (void)LCD_WF8B_BPDLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD30_SHIFT);
  (void)LCD_WF8B_BPDLCD41_MASK;
  (void)LCD_WF8B_BPDLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD41_SHIFT);
  (void)LCD_WF8B_BPDLCD37_MASK;
  (void)LCD_WF8B_BPDLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD37_SHIFT);
  (void)LCD_WF8B_BPDLCD44_MASK;
  (void)LCD_WF8B_BPDLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD44_SHIFT);
  (void)LCD_WF8B_BPDLCD63_MASK;
  (void)LCD_WF8B_BPDLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD63_SHIFT);
  (void)LCD_WF8B_BPDLCD38_MASK;
  (void)LCD_WF8B_BPDLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD38_SHIFT);
  (void)LCD_WF8B_BPDLCD56_MASK;
  (void)LCD_WF8B_BPDLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD56_SHIFT);
  (void)LCD_WF8B_BPDLCD40_MASK;
  (void)LCD_WF8B_BPDLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD40_SHIFT);
  (void)LCD_WF8B_BPDLCD31_MASK;
  (void)LCD_WF8B_BPDLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD31_SHIFT);
  (void)LCD_WF8B_BPDLCD12_MASK;
  (void)LCD_WF8B_BPDLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD12_SHIFT);
  (void)LCD_WF8B_BPDLCD39_MASK;
  (void)LCD_WF8B_BPDLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD39_SHIFT);
  (void)LCD_WF8B_BPDLCD3_MASK;
  (void)LCD_WF8B_BPDLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD3_SHIFT);
  (void)LCD_WF8B_BPDLCD11_MASK;
  (void)LCD_WF8B_BPDLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPDLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPDLCD11_SHIFT);
  (void)LCD_WF8B_BPELCD12_MASK;
  (void)LCD_WF8B_BPELCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD12_SHIFT);
  (void)LCD_WF8B_BPELCD39_MASK;
  (void)LCD_WF8B_BPELCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD39_SHIFT);
  (void)LCD_WF8B_BPELCD3_MASK;
  (void)LCD_WF8B_BPELCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD3_SHIFT);
  (void)LCD_WF8B_BPELCD38_MASK;
  (void)LCD_WF8B_BPELCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD38_SHIFT);
  (void)LCD_WF8B_BPELCD40_MASK;
  (void)LCD_WF8B_BPELCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD40_SHIFT);
  (void)LCD_WF8B_BPELCD37_MASK;
  (void)LCD_WF8B_BPELCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD37_SHIFT);
  (void)LCD_WF8B_BPELCD41_MASK;
  (void)LCD_WF8B_BPELCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD41_SHIFT);
  (void)LCD_WF8B_BPELCD36_MASK;
  (void)LCD_WF8B_BPELCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD36_SHIFT);
  (void)LCD_WF8B_BPELCD8_MASK;
  (void)LCD_WF8B_BPELCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD8_SHIFT);
  (void)LCD_WF8B_BPELCD35_MASK;
  (void)LCD_WF8B_BPELCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD35_SHIFT);
  (void)LCD_WF8B_BPELCD42_MASK;
  (void)LCD_WF8B_BPELCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD42_SHIFT);
  (void)LCD_WF8B_BPELCD34_MASK;
  (void)LCD_WF8B_BPELCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD34_SHIFT);
  (void)LCD_WF8B_BPELCD33_MASK;
  (void)LCD_WF8B_BPELCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD33_SHIFT);
  (void)LCD_WF8B_BPELCD11_MASK;
  (void)LCD_WF8B_BPELCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD11_SHIFT);
  (void)LCD_WF8B_BPELCD43_MASK;
  (void)LCD_WF8B_BPELCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD43_SHIFT);
  (void)LCD_WF8B_BPELCD32_MASK;
  (void)LCD_WF8B_BPELCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD32_SHIFT);
  (void)LCD_WF8B_BPELCD31_MASK;
  (void)LCD_WF8B_BPELCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD31_SHIFT);
  (void)LCD_WF8B_BPELCD44_MASK;
  (void)LCD_WF8B_BPELCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD44_SHIFT);
  (void)LCD_WF8B_BPELCD30_MASK;
  (void)LCD_WF8B_BPELCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD30_SHIFT);
  (void)LCD_WF8B_BPELCD29_MASK;
  (void)LCD_WF8B_BPELCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD29_SHIFT);
  (void)LCD_WF8B_BPELCD7_MASK;
  (void)LCD_WF8B_BPELCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD7_SHIFT);
  (void)LCD_WF8B_BPELCD45_MASK;
  (void)LCD_WF8B_BPELCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD45_SHIFT);
  (void)LCD_WF8B_BPELCD28_MASK;
  (void)LCD_WF8B_BPELCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD28_SHIFT);
  (void)LCD_WF8B_BPELCD2_MASK;
  (void)LCD_WF8B_BPELCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD2_SHIFT);
  (void)LCD_WF8B_BPELCD27_MASK;
  (void)LCD_WF8B_BPELCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD27_SHIFT);
  (void)LCD_WF8B_BPELCD46_MASK;
  (void)LCD_WF8B_BPELCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD46_SHIFT);
  (void)LCD_WF8B_BPELCD26_MASK;
  (void)LCD_WF8B_BPELCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD26_SHIFT);
  (void)LCD_WF8B_BPELCD10_MASK;
  (void)LCD_WF8B_BPELCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD10_SHIFT);
  (void)LCD_WF8B_BPELCD13_MASK;
  (void)LCD_WF8B_BPELCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD13_SHIFT);
  (void)LCD_WF8B_BPELCD25_MASK;
  (void)LCD_WF8B_BPELCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD25_SHIFT);
  (void)LCD_WF8B_BPELCD5_MASK;
  (void)LCD_WF8B_BPELCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD5_SHIFT);
  (void)LCD_WF8B_BPELCD24_MASK;
  (void)LCD_WF8B_BPELCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD24_SHIFT);
  (void)LCD_WF8B_BPELCD47_MASK;
  (void)LCD_WF8B_BPELCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD47_SHIFT);
  (void)LCD_WF8B_BPELCD23_MASK;
  (void)LCD_WF8B_BPELCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD23_SHIFT);
  (void)LCD_WF8B_BPELCD22_MASK;
  (void)LCD_WF8B_BPELCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD22_SHIFT);
  (void)LCD_WF8B_BPELCD48_MASK;
  (void)LCD_WF8B_BPELCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD48_SHIFT);
  (void)LCD_WF8B_BPELCD21_MASK;
  (void)LCD_WF8B_BPELCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD21_SHIFT);
  (void)LCD_WF8B_BPELCD49_MASK;
  (void)LCD_WF8B_BPELCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD49_SHIFT);
  (void)LCD_WF8B_BPELCD20_MASK;
  (void)LCD_WF8B_BPELCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD20_SHIFT);
  (void)LCD_WF8B_BPELCD19_MASK;
  (void)LCD_WF8B_BPELCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD19_SHIFT);
  (void)LCD_WF8B_BPELCD9_MASK;
  (void)LCD_WF8B_BPELCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD9_SHIFT);
  (void)LCD_WF8B_BPELCD50_MASK;
  (void)LCD_WF8B_BPELCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD50_SHIFT);
  (void)LCD_WF8B_BPELCD18_MASK;
  (void)LCD_WF8B_BPELCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD18_SHIFT);
  (void)LCD_WF8B_BPELCD6_MASK;
  (void)LCD_WF8B_BPELCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD6_SHIFT);
  (void)LCD_WF8B_BPELCD17_MASK;
  (void)LCD_WF8B_BPELCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD17_SHIFT);
  (void)LCD_WF8B_BPELCD51_MASK;
  (void)LCD_WF8B_BPELCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD51_SHIFT);
  (void)LCD_WF8B_BPELCD16_MASK;
  (void)LCD_WF8B_BPELCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD16_SHIFT);
  (void)LCD_WF8B_BPELCD56_MASK;
  (void)LCD_WF8B_BPELCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD56_SHIFT);
  (void)LCD_WF8B_BPELCD57_MASK;
  (void)LCD_WF8B_BPELCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD57_SHIFT);
  (void)LCD_WF8B_BPELCD52_MASK;
  (void)LCD_WF8B_BPELCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD52_SHIFT);
  (void)LCD_WF8B_BPELCD1_MASK;
  (void)LCD_WF8B_BPELCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD1_SHIFT);
  (void)LCD_WF8B_BPELCD58_MASK;
  (void)LCD_WF8B_BPELCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD58_SHIFT);
  (void)LCD_WF8B_BPELCD59_MASK;
  (void)LCD_WF8B_BPELCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD59_SHIFT);
  (void)LCD_WF8B_BPELCD53_MASK;
  (void)LCD_WF8B_BPELCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD53_SHIFT);
  (void)LCD_WF8B_BPELCD14_MASK;
  (void)LCD_WF8B_BPELCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD14_SHIFT);
  (void)LCD_WF8B_BPELCD0_MASK;
  (void)LCD_WF8B_BPELCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD0_SHIFT);
  (void)LCD_WF8B_BPELCD60_MASK;
  (void)LCD_WF8B_BPELCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD60_SHIFT);
  (void)LCD_WF8B_BPELCD15_MASK;
  (void)LCD_WF8B_BPELCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD15_SHIFT);
  (void)LCD_WF8B_BPELCD61_MASK;
  (void)LCD_WF8B_BPELCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD61_SHIFT);
  (void)LCD_WF8B_BPELCD54_MASK;
  (void)LCD_WF8B_BPELCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD54_SHIFT);
  (void)LCD_WF8B_BPELCD62_MASK;
  (void)LCD_WF8B_BPELCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD62_SHIFT);
  (void)LCD_WF8B_BPELCD63_MASK;
  (void)LCD_WF8B_BPELCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD63_SHIFT);
  (void)LCD_WF8B_BPELCD55_MASK;
  (void)LCD_WF8B_BPELCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD55_SHIFT);
  (void)LCD_WF8B_BPELCD4_MASK;
  (void)LCD_WF8B_BPELCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPELCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPELCD4_SHIFT);
  (void)LCD_WF8B_BPFLCD13_MASK;
  (void)LCD_WF8B_BPFLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD13_SHIFT);
  (void)LCD_WF8B_BPFLCD39_MASK;
  (void)LCD_WF8B_BPFLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD39_SHIFT);
  (void)LCD_WF8B_BPFLCD55_MASK;
  (void)LCD_WF8B_BPFLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD55_SHIFT);
  (void)LCD_WF8B_BPFLCD47_MASK;
  (void)LCD_WF8B_BPFLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD47_SHIFT);
  (void)LCD_WF8B_BPFLCD63_MASK;
  (void)LCD_WF8B_BPFLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD63_SHIFT);
  (void)LCD_WF8B_BPFLCD43_MASK;
  (void)LCD_WF8B_BPFLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD43_SHIFT);
  (void)LCD_WF8B_BPFLCD5_MASK;
  (void)LCD_WF8B_BPFLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD5_SHIFT);
  (void)LCD_WF8B_BPFLCD62_MASK;
  (void)LCD_WF8B_BPFLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD62_SHIFT);
  (void)LCD_WF8B_BPFLCD14_MASK;
  (void)LCD_WF8B_BPFLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD14_SHIFT);
  (void)LCD_WF8B_BPFLCD24_MASK;
  (void)LCD_WF8B_BPFLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD24_SHIFT);
  (void)LCD_WF8B_BPFLCD54_MASK;
  (void)LCD_WF8B_BPFLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD54_SHIFT);
  (void)LCD_WF8B_BPFLCD15_MASK;
  (void)LCD_WF8B_BPFLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD15_SHIFT);
  (void)LCD_WF8B_BPFLCD32_MASK;
  (void)LCD_WF8B_BPFLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD32_SHIFT);
  (void)LCD_WF8B_BPFLCD61_MASK;
  (void)LCD_WF8B_BPFLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD61_SHIFT);
  (void)LCD_WF8B_BPFLCD25_MASK;
  (void)LCD_WF8B_BPFLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD25_SHIFT);
  (void)LCD_WF8B_BPFLCD60_MASK;
  (void)LCD_WF8B_BPFLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD60_SHIFT);
  (void)LCD_WF8B_BPFLCD41_MASK;
  (void)LCD_WF8B_BPFLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD41_SHIFT);
  (void)LCD_WF8B_BPFLCD33_MASK;
  (void)LCD_WF8B_BPFLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD33_SHIFT);
  (void)LCD_WF8B_BPFLCD53_MASK;
  (void)LCD_WF8B_BPFLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD53_SHIFT);
  (void)LCD_WF8B_BPFLCD59_MASK;
  (void)LCD_WF8B_BPFLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD59_SHIFT);
  (void)LCD_WF8B_BPFLCD0_MASK;
  (void)LCD_WF8B_BPFLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD0_SHIFT);
  (void)LCD_WF8B_BPFLCD46_MASK;
  (void)LCD_WF8B_BPFLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD46_SHIFT);
  (void)LCD_WF8B_BPFLCD58_MASK;
  (void)LCD_WF8B_BPFLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD58_SHIFT);
  (void)LCD_WF8B_BPFLCD26_MASK;
  (void)LCD_WF8B_BPFLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD26_SHIFT);
  (void)LCD_WF8B_BPFLCD36_MASK;
  (void)LCD_WF8B_BPFLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD36_SHIFT);
  (void)LCD_WF8B_BPFLCD10_MASK;
  (void)LCD_WF8B_BPFLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD10_SHIFT);
  (void)LCD_WF8B_BPFLCD52_MASK;
  (void)LCD_WF8B_BPFLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD52_SHIFT);
  (void)LCD_WF8B_BPFLCD57_MASK;
  (void)LCD_WF8B_BPFLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD57_SHIFT);
  (void)LCD_WF8B_BPFLCD27_MASK;
  (void)LCD_WF8B_BPFLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD27_SHIFT);
  (void)LCD_WF8B_BPFLCD11_MASK;
  (void)LCD_WF8B_BPFLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD11_SHIFT);
  (void)LCD_WF8B_BPFLCD56_MASK;
  (void)LCD_WF8B_BPFLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD56_SHIFT);
  (void)LCD_WF8B_BPFLCD1_MASK;
  (void)LCD_WF8B_BPFLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD1_SHIFT);
  (void)LCD_WF8B_BPFLCD8_MASK;
  (void)LCD_WF8B_BPFLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD8_SHIFT);
  (void)LCD_WF8B_BPFLCD40_MASK;
  (void)LCD_WF8B_BPFLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD40_SHIFT);
  (void)LCD_WF8B_BPFLCD51_MASK;
  (void)LCD_WF8B_BPFLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD51_SHIFT);
  (void)LCD_WF8B_BPFLCD16_MASK;
  (void)LCD_WF8B_BPFLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD16_SHIFT);
  (void)LCD_WF8B_BPFLCD45_MASK;
  (void)LCD_WF8B_BPFLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD45_SHIFT);
  (void)LCD_WF8B_BPFLCD6_MASK;
  (void)LCD_WF8B_BPFLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD6_SHIFT);
  (void)LCD_WF8B_BPFLCD17_MASK;
  (void)LCD_WF8B_BPFLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD17_SHIFT);
  (void)LCD_WF8B_BPFLCD28_MASK;
  (void)LCD_WF8B_BPFLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD28_SHIFT);
  (void)LCD_WF8B_BPFLCD42_MASK;
  (void)LCD_WF8B_BPFLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD42_SHIFT);
  (void)LCD_WF8B_BPFLCD29_MASK;
  (void)LCD_WF8B_BPFLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD29_SHIFT);
  (void)LCD_WF8B_BPFLCD50_MASK;
  (void)LCD_WF8B_BPFLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD50_SHIFT);
  (void)LCD_WF8B_BPFLCD18_MASK;
  (void)LCD_WF8B_BPFLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD18_SHIFT);
  (void)LCD_WF8B_BPFLCD34_MASK;
  (void)LCD_WF8B_BPFLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD34_SHIFT);
  (void)LCD_WF8B_BPFLCD19_MASK;
  (void)LCD_WF8B_BPFLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD19_SHIFT);
  (void)LCD_WF8B_BPFLCD2_MASK;
  (void)LCD_WF8B_BPFLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD2_SHIFT);
  (void)LCD_WF8B_BPFLCD9_MASK;
  (void)LCD_WF8B_BPFLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD9_SHIFT);
  (void)LCD_WF8B_BPFLCD3_MASK;
  (void)LCD_WF8B_BPFLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD3_SHIFT);
  (void)LCD_WF8B_BPFLCD37_MASK;
  (void)LCD_WF8B_BPFLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD37_SHIFT);
  (void)LCD_WF8B_BPFLCD49_MASK;
  (void)LCD_WF8B_BPFLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD49_SHIFT);
  (void)LCD_WF8B_BPFLCD20_MASK;
  (void)LCD_WF8B_BPFLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD20_SHIFT);
  (void)LCD_WF8B_BPFLCD44_MASK;
  (void)LCD_WF8B_BPFLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD44_SHIFT);
  (void)LCD_WF8B_BPFLCD30_MASK;
  (void)LCD_WF8B_BPFLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD30_SHIFT);
  (void)LCD_WF8B_BPFLCD21_MASK;
  (void)LCD_WF8B_BPFLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD21_SHIFT);
  (void)LCD_WF8B_BPFLCD35_MASK;
  (void)LCD_WF8B_BPFLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD35_SHIFT);
  (void)LCD_WF8B_BPFLCD4_MASK;
  (void)LCD_WF8B_BPFLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD4_SHIFT);
  (void)LCD_WF8B_BPFLCD31_MASK;
  (void)LCD_WF8B_BPFLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD31_SHIFT);
  (void)LCD_WF8B_BPFLCD48_MASK;
  (void)LCD_WF8B_BPFLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD48_SHIFT);
  (void)LCD_WF8B_BPFLCD7_MASK;
  (void)LCD_WF8B_BPFLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD7_SHIFT);
  (void)LCD_WF8B_BPFLCD22_MASK;
  (void)LCD_WF8B_BPFLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD22_SHIFT);
  (void)LCD_WF8B_BPFLCD38_MASK;
  (void)LCD_WF8B_BPFLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD38_SHIFT);
  (void)LCD_WF8B_BPFLCD12_MASK;
  (void)LCD_WF8B_BPFLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD12_SHIFT);
  (void)LCD_WF8B_BPFLCD23_MASK;
  (void)LCD_WF8B_BPFLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPFLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPFLCD23_SHIFT);
  (void)LCD_WF8B_BPGLCD14_MASK;
  (void)LCD_WF8B_BPGLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD14_SHIFT);
  (void)LCD_WF8B_BPGLCD55_MASK;
  (void)LCD_WF8B_BPGLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD55_SHIFT);
  (void)LCD_WF8B_BPGLCD63_MASK;
  (void)LCD_WF8B_BPGLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD63_SHIFT);
  (void)LCD_WF8B_BPGLCD15_MASK;
  (void)LCD_WF8B_BPGLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD15_SHIFT);
  (void)LCD_WF8B_BPGLCD62_MASK;
  (void)LCD_WF8B_BPGLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD62_SHIFT);
  (void)LCD_WF8B_BPGLCD54_MASK;
  (void)LCD_WF8B_BPGLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD54_SHIFT);
  (void)LCD_WF8B_BPGLCD61_MASK;
  (void)LCD_WF8B_BPGLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD61_SHIFT);
  (void)LCD_WF8B_BPGLCD60_MASK;
  (void)LCD_WF8B_BPGLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD60_SHIFT);
  (void)LCD_WF8B_BPGLCD59_MASK;
  (void)LCD_WF8B_BPGLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD59_SHIFT);
  (void)LCD_WF8B_BPGLCD53_MASK;
  (void)LCD_WF8B_BPGLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD53_SHIFT);
  (void)LCD_WF8B_BPGLCD58_MASK;
  (void)LCD_WF8B_BPGLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD58_SHIFT);
  (void)LCD_WF8B_BPGLCD0_MASK;
  (void)LCD_WF8B_BPGLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD0_SHIFT);
  (void)LCD_WF8B_BPGLCD57_MASK;
  (void)LCD_WF8B_BPGLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD57_SHIFT);
  (void)LCD_WF8B_BPGLCD52_MASK;
  (void)LCD_WF8B_BPGLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD52_SHIFT);
  (void)LCD_WF8B_BPGLCD7_MASK;
  (void)LCD_WF8B_BPGLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD7_SHIFT);
  (void)LCD_WF8B_BPGLCD56_MASK;
  (void)LCD_WF8B_BPGLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD56_SHIFT);
  (void)LCD_WF8B_BPGLCD6_MASK;
  (void)LCD_WF8B_BPGLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD6_SHIFT);
  (void)LCD_WF8B_BPGLCD51_MASK;
  (void)LCD_WF8B_BPGLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD51_SHIFT);
  (void)LCD_WF8B_BPGLCD16_MASK;
  (void)LCD_WF8B_BPGLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD16_SHIFT);
  (void)LCD_WF8B_BPGLCD1_MASK;
  (void)LCD_WF8B_BPGLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD1_SHIFT);
  (void)LCD_WF8B_BPGLCD17_MASK;
  (void)LCD_WF8B_BPGLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD17_SHIFT);
  (void)LCD_WF8B_BPGLCD50_MASK;
  (void)LCD_WF8B_BPGLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD50_SHIFT);
  (void)LCD_WF8B_BPGLCD18_MASK;
  (void)LCD_WF8B_BPGLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD18_SHIFT);
  (void)LCD_WF8B_BPGLCD19_MASK;
  (void)LCD_WF8B_BPGLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD19_SHIFT);
  (void)LCD_WF8B_BPGLCD8_MASK;
  (void)LCD_WF8B_BPGLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD8_SHIFT);
  (void)LCD_WF8B_BPGLCD49_MASK;
  (void)LCD_WF8B_BPGLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD49_SHIFT);
  (void)LCD_WF8B_BPGLCD20_MASK;
  (void)LCD_WF8B_BPGLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD20_SHIFT);
  (void)LCD_WF8B_BPGLCD9_MASK;
  (void)LCD_WF8B_BPGLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD9_SHIFT);
  (void)LCD_WF8B_BPGLCD21_MASK;
  (void)LCD_WF8B_BPGLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD21_SHIFT);
  (void)LCD_WF8B_BPGLCD13_MASK;
  (void)LCD_WF8B_BPGLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD13_SHIFT);
  (void)LCD_WF8B_BPGLCD48_MASK;
  (void)LCD_WF8B_BPGLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD48_SHIFT);
  (void)LCD_WF8B_BPGLCD22_MASK;
  (void)LCD_WF8B_BPGLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD22_SHIFT);
  (void)LCD_WF8B_BPGLCD5_MASK;
  (void)LCD_WF8B_BPGLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD5_SHIFT);
  (void)LCD_WF8B_BPGLCD47_MASK;
  (void)LCD_WF8B_BPGLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD47_SHIFT);
  (void)LCD_WF8B_BPGLCD23_MASK;
  (void)LCD_WF8B_BPGLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD23_SHIFT);
  (void)LCD_WF8B_BPGLCD24_MASK;
  (void)LCD_WF8B_BPGLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD24_SHIFT);
  (void)LCD_WF8B_BPGLCD25_MASK;
  (void)LCD_WF8B_BPGLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD25_SHIFT);
  (void)LCD_WF8B_BPGLCD46_MASK;
  (void)LCD_WF8B_BPGLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD46_SHIFT);
  (void)LCD_WF8B_BPGLCD26_MASK;
  (void)LCD_WF8B_BPGLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD26_SHIFT);
  (void)LCD_WF8B_BPGLCD27_MASK;
  (void)LCD_WF8B_BPGLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD27_SHIFT);
  (void)LCD_WF8B_BPGLCD10_MASK;
  (void)LCD_WF8B_BPGLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD10_SHIFT);
  (void)LCD_WF8B_BPGLCD45_MASK;
  (void)LCD_WF8B_BPGLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD45_SHIFT);
  (void)LCD_WF8B_BPGLCD28_MASK;
  (void)LCD_WF8B_BPGLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD28_SHIFT);
  (void)LCD_WF8B_BPGLCD29_MASK;
  (void)LCD_WF8B_BPGLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD29_SHIFT);
  (void)LCD_WF8B_BPGLCD4_MASK;
  (void)LCD_WF8B_BPGLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD4_SHIFT);
  (void)LCD_WF8B_BPGLCD44_MASK;
  (void)LCD_WF8B_BPGLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD44_SHIFT);
  (void)LCD_WF8B_BPGLCD30_MASK;
  (void)LCD_WF8B_BPGLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD30_SHIFT);
  (void)LCD_WF8B_BPGLCD2_MASK;
  (void)LCD_WF8B_BPGLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD2_SHIFT);
  (void)LCD_WF8B_BPGLCD31_MASK;
  (void)LCD_WF8B_BPGLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD31_SHIFT);
  (void)LCD_WF8B_BPGLCD43_MASK;
  (void)LCD_WF8B_BPGLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD43_SHIFT);
  (void)LCD_WF8B_BPGLCD32_MASK;
  (void)LCD_WF8B_BPGLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD32_SHIFT);
  (void)LCD_WF8B_BPGLCD33_MASK;
  (void)LCD_WF8B_BPGLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD33_SHIFT);
  (void)LCD_WF8B_BPGLCD42_MASK;
  (void)LCD_WF8B_BPGLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD42_SHIFT);
  (void)LCD_WF8B_BPGLCD34_MASK;
  (void)LCD_WF8B_BPGLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD34_SHIFT);
  (void)LCD_WF8B_BPGLCD11_MASK;
  (void)LCD_WF8B_BPGLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD11_SHIFT);
  (void)LCD_WF8B_BPGLCD35_MASK;
  (void)LCD_WF8B_BPGLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD35_SHIFT);
  (void)LCD_WF8B_BPGLCD12_MASK;
  (void)LCD_WF8B_BPGLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD12_SHIFT);
  (void)LCD_WF8B_BPGLCD41_MASK;
  (void)LCD_WF8B_BPGLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD41_SHIFT);
  (void)LCD_WF8B_BPGLCD36_MASK;
  (void)LCD_WF8B_BPGLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD36_SHIFT);
  (void)LCD_WF8B_BPGLCD3_MASK;
  (void)LCD_WF8B_BPGLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD3_SHIFT);
  (void)LCD_WF8B_BPGLCD37_MASK;
  (void)LCD_WF8B_BPGLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD37_SHIFT);
  (void)LCD_WF8B_BPGLCD40_MASK;
  (void)LCD_WF8B_BPGLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD40_SHIFT);
  (void)LCD_WF8B_BPGLCD38_MASK;
  (void)LCD_WF8B_BPGLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD38_SHIFT);
  (void)LCD_WF8B_BPGLCD39_MASK;
  (void)LCD_WF8B_BPGLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPGLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPGLCD39_SHIFT);
  (void)LCD_WF8B_BPHLCD63_MASK;
  (void)LCD_WF8B_BPHLCD63_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD63_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD63_SHIFT);
  (void)LCD_WF8B_BPHLCD62_MASK;
  (void)LCD_WF8B_BPHLCD62_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD62_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD62_SHIFT);
  (void)LCD_WF8B_BPHLCD61_MASK;
  (void)LCD_WF8B_BPHLCD61_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD61_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD61_SHIFT);
  (void)LCD_WF8B_BPHLCD60_MASK;
  (void)LCD_WF8B_BPHLCD60_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD60_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD60_SHIFT);
  (void)LCD_WF8B_BPHLCD59_MASK;
  (void)LCD_WF8B_BPHLCD59_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD59_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD59_SHIFT);
  (void)LCD_WF8B_BPHLCD58_MASK;
  (void)LCD_WF8B_BPHLCD58_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD58_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD58_SHIFT);
  (void)LCD_WF8B_BPHLCD57_MASK;
  (void)LCD_WF8B_BPHLCD57_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD57_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD57_SHIFT);
  (void)LCD_WF8B_BPHLCD0_MASK;
  (void)LCD_WF8B_BPHLCD0_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD0_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD0_SHIFT);
  (void)LCD_WF8B_BPHLCD56_MASK;
  (void)LCD_WF8B_BPHLCD56_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD56_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD56_SHIFT);
  (void)LCD_WF8B_BPHLCD55_MASK;
  (void)LCD_WF8B_BPHLCD55_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD55_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD55_SHIFT);
  (void)LCD_WF8B_BPHLCD54_MASK;
  (void)LCD_WF8B_BPHLCD54_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD54_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD54_SHIFT);
  (void)LCD_WF8B_BPHLCD53_MASK;
  (void)LCD_WF8B_BPHLCD53_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD53_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD53_SHIFT);
  (void)LCD_WF8B_BPHLCD52_MASK;
  (void)LCD_WF8B_BPHLCD52_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD52_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD52_SHIFT);
  (void)LCD_WF8B_BPHLCD51_MASK;
  (void)LCD_WF8B_BPHLCD51_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD51_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD51_SHIFT);
  (void)LCD_WF8B_BPHLCD50_MASK;
  (void)LCD_WF8B_BPHLCD50_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD50_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD50_SHIFT);
  (void)LCD_WF8B_BPHLCD1_MASK;
  (void)LCD_WF8B_BPHLCD1_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD1_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD1_SHIFT);
  (void)LCD_WF8B_BPHLCD49_MASK;
  (void)LCD_WF8B_BPHLCD49_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD49_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD49_SHIFT);
  (void)LCD_WF8B_BPHLCD48_MASK;
  (void)LCD_WF8B_BPHLCD48_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD48_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD48_SHIFT);
  (void)LCD_WF8B_BPHLCD47_MASK;
  (void)LCD_WF8B_BPHLCD47_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD47_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD47_SHIFT);
  (void)LCD_WF8B_BPHLCD46_MASK;
  (void)LCD_WF8B_BPHLCD46_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD46_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD46_SHIFT);
  (void)LCD_WF8B_BPHLCD45_MASK;
  (void)LCD_WF8B_BPHLCD45_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD45_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD45_SHIFT);
  (void)LCD_WF8B_BPHLCD44_MASK;
  (void)LCD_WF8B_BPHLCD44_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD44_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD44_SHIFT);
  (void)LCD_WF8B_BPHLCD43_MASK;
  (void)LCD_WF8B_BPHLCD43_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD43_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD43_SHIFT);
  (void)LCD_WF8B_BPHLCD2_MASK;
  (void)LCD_WF8B_BPHLCD2_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD2_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD2_SHIFT);
  (void)LCD_WF8B_BPHLCD42_MASK;
  (void)LCD_WF8B_BPHLCD42_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD42_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD42_SHIFT);
  (void)LCD_WF8B_BPHLCD41_MASK;
  (void)LCD_WF8B_BPHLCD41_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD41_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD41_SHIFT);
  (void)LCD_WF8B_BPHLCD40_MASK;
  (void)LCD_WF8B_BPHLCD40_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD40_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD40_SHIFT);
  (void)LCD_WF8B_BPHLCD39_MASK;
  (void)LCD_WF8B_BPHLCD39_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD39_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD39_SHIFT);
  (void)LCD_WF8B_BPHLCD38_MASK;
  (void)LCD_WF8B_BPHLCD38_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD38_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD38_SHIFT);
  (void)LCD_WF8B_BPHLCD37_MASK;
  (void)LCD_WF8B_BPHLCD37_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD37_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD37_SHIFT);
  (void)LCD_WF8B_BPHLCD36_MASK;
  (void)LCD_WF8B_BPHLCD36_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD36_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD36_SHIFT);
  (void)LCD_WF8B_BPHLCD3_MASK;
  (void)LCD_WF8B_BPHLCD3_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD3_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD3_SHIFT);
  (void)LCD_WF8B_BPHLCD35_MASK;
  (void)LCD_WF8B_BPHLCD35_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD35_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD35_SHIFT);
  (void)LCD_WF8B_BPHLCD34_MASK;
  (void)LCD_WF8B_BPHLCD34_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD34_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD34_SHIFT);
  (void)LCD_WF8B_BPHLCD33_MASK;
  (void)LCD_WF8B_BPHLCD33_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD33_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD33_SHIFT);
  (void)LCD_WF8B_BPHLCD32_MASK;
  (void)LCD_WF8B_BPHLCD32_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD32_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD32_SHIFT);
  (void)LCD_WF8B_BPHLCD31_MASK;
  (void)LCD_WF8B_BPHLCD31_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD31_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD31_SHIFT);
  (void)LCD_WF8B_BPHLCD30_MASK;
  (void)LCD_WF8B_BPHLCD30_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD30_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD30_SHIFT);
  (void)LCD_WF8B_BPHLCD29_MASK;
  (void)LCD_WF8B_BPHLCD29_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD29_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD29_SHIFT);
  (void)LCD_WF8B_BPHLCD4_MASK;
  (void)LCD_WF8B_BPHLCD4_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD4_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD4_SHIFT);
  (void)LCD_WF8B_BPHLCD28_MASK;
  (void)LCD_WF8B_BPHLCD28_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD28_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD28_SHIFT);
  (void)LCD_WF8B_BPHLCD27_MASK;
  (void)LCD_WF8B_BPHLCD27_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD27_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD27_SHIFT);
  (void)LCD_WF8B_BPHLCD26_MASK;
  (void)LCD_WF8B_BPHLCD26_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD26_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD26_SHIFT);
  (void)LCD_WF8B_BPHLCD25_MASK;
  (void)LCD_WF8B_BPHLCD25_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD25_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD25_SHIFT);
  (void)LCD_WF8B_BPHLCD24_MASK;
  (void)LCD_WF8B_BPHLCD24_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD24_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD24_SHIFT);
  (void)LCD_WF8B_BPHLCD23_MASK;
  (void)LCD_WF8B_BPHLCD23_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD23_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD23_SHIFT);
  (void)LCD_WF8B_BPHLCD22_MASK;
  (void)LCD_WF8B_BPHLCD22_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD22_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD22_SHIFT);
  (void)LCD_WF8B_BPHLCD5_MASK;
  (void)LCD_WF8B_BPHLCD5_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD5_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD5_SHIFT);
  (void)LCD_WF8B_BPHLCD21_MASK;
  (void)LCD_WF8B_BPHLCD21_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD21_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD21_SHIFT);
  (void)LCD_WF8B_BPHLCD20_MASK;
  (void)LCD_WF8B_BPHLCD20_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD20_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD20_SHIFT);
  (void)LCD_WF8B_BPHLCD19_MASK;
  (void)LCD_WF8B_BPHLCD19_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD19_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD19_SHIFT);
  (void)LCD_WF8B_BPHLCD18_MASK;
  (void)LCD_WF8B_BPHLCD18_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD18_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD18_SHIFT);
  (void)LCD_WF8B_BPHLCD17_MASK;
  (void)LCD_WF8B_BPHLCD17_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD17_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD17_SHIFT);
  (void)LCD_WF8B_BPHLCD16_MASK;
  (void)LCD_WF8B_BPHLCD16_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD16_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD16_SHIFT);
  (void)LCD_WF8B_BPHLCD15_MASK;
  (void)LCD_WF8B_BPHLCD15_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD15_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD15_SHIFT);
  (void)LCD_WF8B_BPHLCD6_MASK;
  (void)LCD_WF8B_BPHLCD6_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD6_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD6_SHIFT);
  (void)LCD_WF8B_BPHLCD14_MASK;
  (void)LCD_WF8B_BPHLCD14_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD14_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD14_SHIFT);
  (void)LCD_WF8B_BPHLCD13_MASK;
  (void)LCD_WF8B_BPHLCD13_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD13_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD13_SHIFT);
  (void)LCD_WF8B_BPHLCD12_MASK;
  (void)LCD_WF8B_BPHLCD12_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD12_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD12_SHIFT);
  (void)LCD_WF8B_BPHLCD11_MASK;
  (void)LCD_WF8B_BPHLCD11_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD11_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD11_SHIFT);
  (void)LCD_WF8B_BPHLCD10_MASK;
  (void)LCD_WF8B_BPHLCD10_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD10_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD10_SHIFT);
  (void)LCD_WF8B_BPHLCD9_MASK;
  (void)LCD_WF8B_BPHLCD9_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD9_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD9_SHIFT);
  (void)LCD_WF8B_BPHLCD8_MASK;
  (void)LCD_WF8B_BPHLCD8_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD8_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD8_SHIFT);
  (void)LCD_WF8B_BPHLCD7_MASK;
  (void)LCD_WF8B_BPHLCD7_SHIFT;
  LCD_WF0 |= LCD_WF8B_BPHLCD7_MASK;
  LCD_WF0 &= ~(1U << LCD_WF8B_BPHLCD7_SHIFT);
}

void test_LLWU(void) {
  (void)LLWU_BASE;
  (void)LLWU;
  LLWU_PE1 = LLWU_PE1 + 1;
  LLWU_PE2 = LLWU_PE2 + 1;
  LLWU_PE3 = LLWU_PE3 + 1;
  LLWU_PE4 = LLWU_PE4 + 1;
  LLWU_ME = LLWU_ME + 1;
  LLWU_F1 = LLWU_F1 + 1;
  LLWU_F2 = LLWU_F2 + 1;
  LLWU_FILT1 = LLWU_FILT1 + 1;
  LLWU_FILT2 = LLWU_FILT2 + 1;
  LLWU_PE1_REG(LLWU) = LLWU_PE1_REG(LLWU) + 1;
  (void)LLWU_PE1_WUPE0_MASK;
  (void)LLWU_PE1_WUPE0_SHIFT;
  (void)LLWU_PE1_WUPE0(1);
  LLWU_PE1 |= LLWU_PE1_WUPE0_MASK;
  LLWU_PE1 &= ~(1U << LLWU_PE1_WUPE0_SHIFT);
  (void)LLWU_PE1_WUPE1_MASK;
  (void)LLWU_PE1_WUPE1_SHIFT;
  (void)LLWU_PE1_WUPE1(1);
  LLWU_PE1 |= LLWU_PE1_WUPE1_MASK;
  LLWU_PE1 &= ~(1U << LLWU_PE1_WUPE1_SHIFT);
  (void)LLWU_PE1_WUPE2_MASK;
  (void)LLWU_PE1_WUPE2_SHIFT;
  (void)LLWU_PE1_WUPE2(1);
  LLWU_PE1 |= LLWU_PE1_WUPE2_MASK;
  LLWU_PE1 &= ~(1U << LLWU_PE1_WUPE2_SHIFT);
  (void)LLWU_PE1_WUPE3_MASK;
  (void)LLWU_PE1_WUPE3_SHIFT;
  (void)LLWU_PE1_WUPE3(1);
  LLWU_PE1 |= LLWU_PE1_WUPE3_MASK;
  LLWU_PE1 &= ~(1U << LLWU_PE1_WUPE3_SHIFT);
  LLWU_PE2_REG(LLWU) = LLWU_PE2_REG(LLWU) + 1;
  (void)LLWU_PE2_WUPE4_MASK;
  (void)LLWU_PE2_WUPE4_SHIFT;
  (void)LLWU_PE2_WUPE4(1);
  LLWU_PE2 |= LLWU_PE2_WUPE4_MASK;
  LLWU_PE2 &= ~(1U << LLWU_PE2_WUPE4_SHIFT);
  (void)LLWU_PE2_WUPE5_MASK;
  (void)LLWU_PE2_WUPE5_SHIFT;
  (void)LLWU_PE2_WUPE5(1);
  LLWU_PE2 |= LLWU_PE2_WUPE5_MASK;
  LLWU_PE2 &= ~(1U << LLWU_PE2_WUPE5_SHIFT);
  (void)LLWU_PE2_WUPE6_MASK;
  (void)LLWU_PE2_WUPE6_SHIFT;
  (void)LLWU_PE2_WUPE6(1);
  LLWU_PE2 |= LLWU_PE2_WUPE6_MASK;
  LLWU_PE2 &= ~(1U << LLWU_PE2_WUPE6_SHIFT);
  (void)LLWU_PE2_WUPE7_MASK;
  (void)LLWU_PE2_WUPE7_SHIFT;
  (void)LLWU_PE2_WUPE7(1);
  LLWU_PE2 |= LLWU_PE2_WUPE7_MASK;
  LLWU_PE2 &= ~(1U << LLWU_PE2_WUPE7_SHIFT);
  LLWU_PE3_REG(LLWU) = LLWU_PE3_REG(LLWU) + 1;
  (void)LLWU_PE3_WUPE8_MASK;
  (void)LLWU_PE3_WUPE8_SHIFT;
  (void)LLWU_PE3_WUPE8(1);
  LLWU_PE3 |= LLWU_PE3_WUPE8_MASK;
  LLWU_PE3 &= ~(1U << LLWU_PE3_WUPE8_SHIFT);
  (void)LLWU_PE3_WUPE9_MASK;
  (void)LLWU_PE3_WUPE9_SHIFT;
  (void)LLWU_PE3_WUPE9(1);
  LLWU_PE3 |= LLWU_PE3_WUPE9_MASK;
  LLWU_PE3 &= ~(1U << LLWU_PE3_WUPE9_SHIFT);
  (void)LLWU_PE3_WUPE10_MASK;
  (void)LLWU_PE3_WUPE10_SHIFT;
  (void)LLWU_PE3_WUPE10(1);
  LLWU_PE3 |= LLWU_PE3_WUPE10_MASK;
  LLWU_PE3 &= ~(1U << LLWU_PE3_WUPE10_SHIFT);
  (void)LLWU_PE3_WUPE11_MASK;
  (void)LLWU_PE3_WUPE11_SHIFT;
  (void)LLWU_PE3_WUPE11(1);
  LLWU_PE3 |= LLWU_PE3_WUPE11_MASK;
  LLWU_PE3 &= ~(1U << LLWU_PE3_WUPE11_SHIFT);
  LLWU_PE4_REG(LLWU) = LLWU_PE4_REG(LLWU) + 1;
  (void)LLWU_PE4_WUPE12_MASK;
  (void)LLWU_PE4_WUPE12_SHIFT;
  (void)LLWU_PE4_WUPE12(1);
  LLWU_PE4 |= LLWU_PE4_WUPE12_MASK;
  LLWU_PE4 &= ~(1U << LLWU_PE4_WUPE12_SHIFT);
  (void)LLWU_PE4_WUPE13_MASK;
  (void)LLWU_PE4_WUPE13_SHIFT;
  (void)LLWU_PE4_WUPE13(1);
  LLWU_PE4 |= LLWU_PE4_WUPE13_MASK;
  LLWU_PE4 &= ~(1U << LLWU_PE4_WUPE13_SHIFT);
  (void)LLWU_PE4_WUPE14_MASK;
  (void)LLWU_PE4_WUPE14_SHIFT;
  (void)LLWU_PE4_WUPE14(1);
  LLWU_PE4 |= LLWU_PE4_WUPE14_MASK;
  LLWU_PE4 &= ~(1U << LLWU_PE4_WUPE14_SHIFT);
  (void)LLWU_PE4_WUPE15_MASK;
  (void)LLWU_PE4_WUPE15_SHIFT;
  (void)LLWU_PE4_WUPE15(1);
  LLWU_PE4 |= LLWU_PE4_WUPE15_MASK;
  LLWU_PE4 &= ~(1U << LLWU_PE4_WUPE15_SHIFT);
  LLWU_ME_REG(LLWU) = LLWU_ME_REG(LLWU) + 1;
  (void)LLWU_ME_WUME0_MASK;
  (void)LLWU_ME_WUME0_SHIFT;
  LLWU_ME |= LLWU_ME_WUME0_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME0_SHIFT);
  (void)LLWU_ME_WUME1_MASK;
  (void)LLWU_ME_WUME1_SHIFT;
  LLWU_ME |= LLWU_ME_WUME1_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME1_SHIFT);
  (void)LLWU_ME_WUME2_MASK;
  (void)LLWU_ME_WUME2_SHIFT;
  LLWU_ME |= LLWU_ME_WUME2_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME2_SHIFT);
  (void)LLWU_ME_WUME3_MASK;
  (void)LLWU_ME_WUME3_SHIFT;
  LLWU_ME |= LLWU_ME_WUME3_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME3_SHIFT);
  (void)LLWU_ME_WUME4_MASK;
  (void)LLWU_ME_WUME4_SHIFT;
  LLWU_ME |= LLWU_ME_WUME4_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME4_SHIFT);
  (void)LLWU_ME_WUME5_MASK;
  (void)LLWU_ME_WUME5_SHIFT;
  LLWU_ME |= LLWU_ME_WUME5_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME5_SHIFT);
  (void)LLWU_ME_WUME6_MASK;
  (void)LLWU_ME_WUME6_SHIFT;
  LLWU_ME |= LLWU_ME_WUME6_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME6_SHIFT);
  (void)LLWU_ME_WUME7_MASK;
  (void)LLWU_ME_WUME7_SHIFT;
  LLWU_ME |= LLWU_ME_WUME7_MASK;
  LLWU_ME &= ~(1U << LLWU_ME_WUME7_SHIFT);
  LLWU_F1_REG(LLWU) = LLWU_F1_REG(LLWU) + 1;
  (void)LLWU_F1_WUF0_MASK;
  (void)LLWU_F1_WUF0_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF0_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF0_SHIFT);
  (void)LLWU_F1_WUF1_MASK;
  (void)LLWU_F1_WUF1_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF1_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF1_SHIFT);
  (void)LLWU_F1_WUF2_MASK;
  (void)LLWU_F1_WUF2_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF2_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF2_SHIFT);
  (void)LLWU_F1_WUF3_MASK;
  (void)LLWU_F1_WUF3_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF3_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF3_SHIFT);
  (void)LLWU_F1_WUF4_MASK;
  (void)LLWU_F1_WUF4_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF4_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF4_SHIFT);
  (void)LLWU_F1_WUF5_MASK;
  (void)LLWU_F1_WUF5_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF5_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF5_SHIFT);
  (void)LLWU_F1_WUF6_MASK;
  (void)LLWU_F1_WUF6_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF6_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF6_SHIFT);
  (void)LLWU_F1_WUF7_MASK;
  (void)LLWU_F1_WUF7_SHIFT;
  LLWU_F1 |= LLWU_F1_WUF7_MASK;
  LLWU_F1 &= ~(1U << LLWU_F1_WUF7_SHIFT);
  LLWU_F2_REG(LLWU) = LLWU_F2_REG(LLWU) + 1;
  (void)LLWU_F2_WUF8_MASK;
  (void)LLWU_F2_WUF8_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF8_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF8_SHIFT);
  (void)LLWU_F2_WUF9_MASK;
  (void)LLWU_F2_WUF9_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF9_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF9_SHIFT);
  (void)LLWU_F2_WUF10_MASK;
  (void)LLWU_F2_WUF10_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF10_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF10_SHIFT);
  (void)LLWU_F2_WUF11_MASK;
  (void)LLWU_F2_WUF11_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF11_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF11_SHIFT);
  (void)LLWU_F2_WUF12_MASK;
  (void)LLWU_F2_WUF12_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF12_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF12_SHIFT);
  (void)LLWU_F2_WUF13_MASK;
  (void)LLWU_F2_WUF13_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF13_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF13_SHIFT);
  (void)LLWU_F2_WUF14_MASK;
  (void)LLWU_F2_WUF14_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF14_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF14_SHIFT);
  (void)LLWU_F2_WUF15_MASK;
  (void)LLWU_F2_WUF15_SHIFT;
  LLWU_F2 |= LLWU_F2_WUF15_MASK;
  LLWU_F2 &= ~(1U << LLWU_F2_WUF15_SHIFT);
  (void)LLWU_F3_MWUF0_MASK;
  (void)LLWU_F3_MWUF0_SHIFT;
  (void)LLWU_F3_MWUF1_MASK;
  (void)LLWU_F3_MWUF1_SHIFT;
  (void)LLWU_F3_MWUF2_MASK;
  (void)LLWU_F3_MWUF2_SHIFT;
  (void)LLWU_F3_MWUF3_MASK;
  (void)LLWU_F3_MWUF3_SHIFT;
  (void)LLWU_F3_MWUF4_MASK;
  (void)LLWU_F3_MWUF4_SHIFT;
  (void)LLWU_F3_MWUF5_MASK;
  (void)LLWU_F3_MWUF5_SHIFT;
  (void)LLWU_F3_MWUF6_MASK;
  (void)LLWU_F3_MWUF6_SHIFT;
  (void)LLWU_F3_MWUF7_MASK;
  (void)LLWU_F3_MWUF7_SHIFT;
  LLWU_FILT1_REG(LLWU) = LLWU_FILT1_REG(LLWU) + 1;
  (void)LLWU_FILT1_FILTSEL_MASK;
  (void)LLWU_FILT1_FILTSEL_SHIFT;
  (void)LLWU_FILT1_FILTSEL(1);
  LLWU_FILT1 |= LLWU_FILT1_FILTSEL_MASK;
  LLWU_FILT1 &= ~(1U << LLWU_FILT1_FILTSEL_SHIFT);
  (void)LLWU_FILT1_FILTE_MASK;
  (void)LLWU_FILT1_FILTE_SHIFT;
  (void)LLWU_FILT1_FILTE(1);
  LLWU_FILT1 |= LLWU_FILT1_FILTE_MASK;
  LLWU_FILT1 &= ~(1U << LLWU_FILT1_FILTE_SHIFT);
  (void)LLWU_FILT1_FILTF_MASK;
  (void)LLWU_FILT1_FILTF_SHIFT;
  LLWU_FILT1 |= LLWU_FILT1_FILTF_MASK;
  LLWU_FILT1 &= ~(1U << LLWU_FILT1_FILTF_SHIFT);
  LLWU_FILT2_REG(LLWU) = LLWU_FILT2_REG(LLWU) + 1;
  (void)LLWU_FILT2_FILTSEL_MASK;
  (void)LLWU_FILT2_FILTSEL_SHIFT;
  (void)LLWU_FILT2_FILTSEL(1);
  LLWU_FILT2 |= LLWU_FILT2_FILTSEL_MASK;
  LLWU_FILT2 &= ~(1U << LLWU_FILT2_FILTSEL_SHIFT);
  (void)LLWU_FILT2_FILTE_MASK;
  (void)LLWU_FILT2_FILTE_SHIFT;
  (void)LLWU_FILT2_FILTE(1);
  LLWU_FILT2 |= LLWU_FILT2_FILTE_MASK;
  LLWU_FILT2 &= ~(1U << LLWU_FILT2_FILTE_SHIFT);
  (void)LLWU_FILT2_FILTF_MASK;
  (void)LLWU_FILT2_FILTF_SHIFT;
  LLWU_FILT2 |= LLWU_FILT2_FILTF_MASK;
  LLWU_FILT2 &= ~(1U << LLWU_FILT2_FILTF_SHIFT);
}

void test_LPTMR(void) {
  (void)LPTMR_BASE;
  (void)LPTMR;
  LPTMR_CSR = LPTMR_CSR + 1;
  LPTMR_PSR = LPTMR_PSR + 1;
  LPTMR_CMR = LPTMR_CMR + 1;
  LPTMR_CNR = LPTMR_CNR + 1;
  LPTMR_CSR_REG(LPTMR) = LPTMR_CSR_REG(LPTMR) + 1;
  (void)LPTMR_CSR_TEN_MASK;
  (void)LPTMR_CSR_TEN_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TEN_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TEN_SHIFT);
  (void)LPTMR_CSR_TMS_MASK;
  (void)LPTMR_CSR_TMS_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TMS_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TMS_SHIFT);
  (void)LPTMR_CSR_TFC_MASK;
  (void)LPTMR_CSR_TFC_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TFC_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TFC_SHIFT);
  (void)LPTMR_CSR_TPP_MASK;
  (void)LPTMR_CSR_TPP_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TPP_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TPP_SHIFT);
  (void)LPTMR_CSR_TPS_MASK;
  (void)LPTMR_CSR_TPS_SHIFT;
  (void)LPTMR_CSR_TPS(1);
  LPTMR_CSR |= LPTMR_CSR_TPS_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TPS_SHIFT);
  (void)LPTMR_CSR_TIE_MASK;
  (void)LPTMR_CSR_TIE_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TIE_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TIE_SHIFT);
  (void)LPTMR_CSR_TCF_MASK;
  (void)LPTMR_CSR_TCF_SHIFT;
  LPTMR_CSR |= LPTMR_CSR_TCF_MASK;
  LPTMR_CSR &= ~(1U << LPTMR_CSR_TCF_SHIFT);
  LPTMR_PSR_REG(LPTMR) = LPTMR_PSR_REG(LPTMR) + 1;
  (void)LPTMR_PSR_PCS_MASK;
  (void)LPTMR_PSR_PCS_SHIFT;
  (void)LPTMR_PSR_PCS(1);
  LPTMR_PSR |= LPTMR_PSR_PCS_MASK;
  LPTMR_PSR &= ~(1U << LPTMR_PSR_PCS_SHIFT);
  (void)LPTMR_PSR_PBYP_MASK;
  (void)LPTMR_PSR_PBYP_SHIFT;
  LPTMR_PSR |= LPTMR_PSR_PBYP_MASK;
  LPTMR_PSR &= ~(1U << LPTMR_PSR_PBYP_SHIFT);
  (void)LPTMR_PSR_PRESCALE_MASK;
  (void)LPTMR_PSR_PRESCALE_SHIFT;
  (void)LPTMR_PSR_PRESCALE(1);
  LPTMR_PSR |= LPTMR_PSR_PRESCALE_MASK;
  LPTMR_PSR &= ~(1U << LPTMR_PSR_PRESCALE_SHIFT);
  LPTMR_CMR_REG(LPTMR) = LPTMR_CMR_REG(LPTMR) + 1;
  (void)LPTMR_CMR_COMPARE_MASK;
  (void)LPTMR_CMR_COMPARE_SHIFT;
  (void)LPTMR_CMR_COMPARE(1);
  LPTMR_CMR |= LPTMR_CMR_COMPARE_MASK;
  LPTMR_CMR &= ~(1U << LPTMR_CMR_COMPARE_SHIFT);
  LPTMR_CNR_REG(LPTMR) = LPTMR_CNR_REG(LPTMR) + 1;
  (void)LPTMR_CNR_COUNTER_MASK;
  (void)LPTMR_CNR_COUNTER_SHIFT;
  (void)LPTMR_CNR_COUNTER(1);
  LPTMR_CNR |= LPTMR_CNR_COUNTER_MASK;
  LPTMR_CNR &= ~(1U << LPTMR_CNR_COUNTER_SHIFT);
}

void test_MCG(void) {
  (void)MCG_BASE;
  (void)MCG;
  MCG_C1 = MCG_C1 + 1;
  MCG_C2 = MCG_C2 + 1;
  MCG_C3 = MCG_C3 + 1;
  MCG_C4 = MCG_C4 + 1;
  MCG_C5 = MCG_C5 + 1;
  MCG_C6 = MCG_C6 + 1;
  MCG_S = MCG_S + 1;
  MCG_SC = MCG_SC + 1;
  MCG_ATCVH = MCG_ATCVH + 1;
  MCG_ATCVL = MCG_ATCVL + 1;
  MCG_C7 = MCG_C7 + 1;
  MCG_C8 = MCG_C8 + 1;
  MCG_C1_REG(MCG) = MCG_C1_REG(MCG) + 1;
  (void)MCG_C1_IREFSTEN_MASK;
  (void)MCG_C1_IREFSTEN_SHIFT;
  MCG_C1 |= MCG_C1_IREFSTEN_MASK;
  MCG_C1 &= ~(1U << MCG_C1_IREFSTEN_SHIFT);
  (void)MCG_C1_IRCLKEN_MASK;
  (void)MCG_C1_IRCLKEN_SHIFT;
  MCG_C1 |= MCG_C1_IRCLKEN_MASK;
  MCG_C1 &= ~(1U << MCG_C1_IRCLKEN_SHIFT);
  (void)MCG_C1_IREFS_MASK;
  (void)MCG_C1_IREFS_SHIFT;
  MCG_C1 |= MCG_C1_IREFS_MASK;
  MCG_C1 &= ~(1U << MCG_C1_IREFS_SHIFT);
  (void)MCG_C1_FRDIV_MASK;
  (void)MCG_C1_FRDIV_SHIFT;
  (void)MCG_C1_FRDIV(1);
  MCG_C1 |= MCG_C1_FRDIV_MASK;
  MCG_C1 &= ~(1U << MCG_C1_FRDIV_SHIFT);
  (void)MCG_C1_CLKS_MASK;
  (void)MCG_C1_CLKS_SHIFT;
  (void)MCG_C1_CLKS(1);
  MCG_C1 |= MCG_C1_CLKS_MASK;
  MCG_C1 &= ~(1U << MCG_C1_CLKS_SHIFT);
  MCG_C2_REG(MCG) = MCG_C2_REG(MCG) + 1;
  (void)MCG_C2_IRCS_MASK;
  (void)MCG_C2_IRCS_SHIFT;
  MCG_C2 |= MCG_C2_IRCS_MASK;
  MCG_C2 &= ~(1U << MCG_C2_IRCS_SHIFT);
  (void)MCG_C2_LP_MASK;
  (void)MCG_C2_LP_SHIFT;
  MCG_C2 |= MCG_C2_LP_MASK;
  MCG_C2 &= ~(1U << MCG_C2_LP_SHIFT);
  (void)MCG_C2_EREFS0_MASK;
  (void)MCG_C2_EREFS0_SHIFT;
  MCG_C2 |= MCG_C2_EREFS0_MASK;
  MCG_C2 &= ~(1U << MCG_C2_EREFS0_SHIFT);
  (void)MCG_C2_HGO0_MASK;
  (void)MCG_C2_HGO0_SHIFT;
  MCG_C2 |= MCG_C2_HGO0_MASK;
  MCG_C2 &= ~(1U << MCG_C2_HGO0_SHIFT);
  (void)MCG_C2_RANGE0_MASK;
  (void)MCG_C2_RANGE0_SHIFT;
  (void)MCG_C2_RANGE0(1);
  MCG_C2 |= MCG_C2_RANGE0_MASK;
  MCG_C2 &= ~(1U << MCG_C2_RANGE0_SHIFT);
  (void)MCG_C2_LOCRE0_MASK;
  (void)MCG_C2_LOCRE0_SHIFT;
  MCG_C2 |= MCG_C2_LOCRE0_MASK;
  MCG_C2 &= ~(1U << MCG_C2_LOCRE0_SHIFT);
  MCG_C3_REG(MCG) = MCG_C3_REG(MCG) + 1;
  (void)MCG_C3_SCTRIM_MASK;
  (void)MCG_C3_SCTRIM_SHIFT;
  (void)MCG_C3_SCTRIM(1);
  MCG_C3 |= MCG_C3_SCTRIM_MASK;
  MCG_C3 &= ~(1U << MCG_C3_SCTRIM_SHIFT);
  MCG_C4_REG(MCG) = MCG_C4_REG(MCG) + 1;
  (void)MCG_C4_SCFTRIM_MASK;
  (void)MCG_C4_SCFTRIM_SHIFT;
  MCG_C4 |= MCG_C4_SCFTRIM_MASK;
  MCG_C4 &= ~(1U << MCG_C4_SCFTRIM_SHIFT);
  (void)MCG_C4_FCTRIM_MASK;
  (void)MCG_C4_FCTRIM_SHIFT;
  (void)MCG_C4_FCTRIM(1);
  MCG_C4 |= MCG_C4_FCTRIM_MASK;
  MCG_C4 &= ~(1U << MCG_C4_FCTRIM_SHIFT);
  (void)MCG_C4_DRST_DRS_MASK;
  (void)MCG_C4_DRST_DRS_SHIFT;
  (void)MCG_C4_DRST_DRS(1);
  MCG_C4 |= MCG_C4_DRST_DRS_MASK;
  MCG_C4 &= ~(1U << MCG_C4_DRST_DRS_SHIFT);
  (void)MCG_C4_DMX32_MASK;
  (void)MCG_C4_DMX32_SHIFT;
  MCG_C4 |= MCG_C4_DMX32_MASK;
  MCG_C4 &= ~(1U << MCG_C4_DMX32_SHIFT);
  MCG_C5_REG(MCG) = MCG_C5_REG(MCG) + 1;
  (void)MCG_C5_PLLSTEN0_MASK;
  (void)MCG_C5_PLLSTEN0_SHIFT;
  MCG_C5 |= MCG_C5_PLLSTEN0_MASK;
  MCG_C5 &= ~(1U << MCG_C5_PLLSTEN0_SHIFT);
  (void)MCG_C5_PLLCLKEN0_MASK;
  (void)MCG_C5_PLLCLKEN0_SHIFT;
  MCG_C5 |= MCG_C5_PLLCLKEN0_MASK;
  MCG_C5 &= ~(1U << MCG_C5_PLLCLKEN0_SHIFT);
  MCG_C6_REG(MCG) = MCG_C6_REG(MCG) + 1;
  (void)MCG_C6_CHGPMP_BIAS_MASK;
  (void)MCG_C6_CHGPMP_BIAS_SHIFT;
  (void)MCG_C6_CHGPMP_BIAS(1);
  MCG_C6 |= MCG_C6_CHGPMP_BIAS_MASK;
  MCG_C6 &= ~(1U << MCG_C6_CHGPMP_BIAS_SHIFT);
  (void)MCG_C6_CME0_MASK;
  (void)MCG_C6_CME0_SHIFT;
  MCG_C6 |= MCG_C6_CME0_MASK;
  MCG_C6 &= ~(1U << MCG_C6_CME0_SHIFT);
  (void)MCG_C6_PLLS_MASK;
  (void)MCG_C6_PLLS_SHIFT;
  MCG_C6 |= MCG_C6_PLLS_MASK;
  MCG_C6 &= ~(1U << MCG_C6_PLLS_SHIFT);
  (void)MCG_C6_LOLIE0_MASK;
  (void)MCG_C6_LOLIE0_SHIFT;
  MCG_C6 |= MCG_C6_LOLIE0_MASK;
  MCG_C6 &= ~(1U << MCG_C6_LOLIE0_SHIFT);
  MCG_S_REG(MCG) = MCG_S_REG(MCG) + 1;
  (void)MCG_S_IRCST_MASK;
  (void)MCG_S_IRCST_SHIFT;
  MCG_S |= MCG_S_IRCST_MASK;
  MCG_S &= ~(1U << MCG_S_IRCST_SHIFT);
  (void)MCG_S_OSCINIT0_MASK;
  (void)MCG_S_OSCINIT0_SHIFT;
  MCG_S |= MCG_S_OSCINIT0_MASK;
  MCG_S &= ~(1U << MCG_S_OSCINIT0_SHIFT);
  (void)MCG_S_CLKST_MASK;
  (void)MCG_S_CLKST_SHIFT;
  (void)MCG_S_CLKST(1);
  MCG_S |= MCG_S_CLKST_MASK;
  MCG_S &= ~(1U << MCG_S_CLKST_SHIFT);
  (void)MCG_S_IREFST_MASK;
  (void)MCG_S_IREFST_SHIFT;
  MCG_S |= MCG_S_IREFST_MASK;
  MCG_S &= ~(1U << MCG_S_IREFST_SHIFT);
  (void)MCG_S_PLLST_MASK;
  (void)MCG_S_PLLST_SHIFT;
  MCG_S |= MCG_S_PLLST_MASK;
  MCG_S &= ~(1U << MCG_S_PLLST_SHIFT);
  (void)MCG_S_LOCK0_MASK;
  (void)MCG_S_LOCK0_SHIFT;
  MCG_S |= MCG_S_LOCK0_MASK;
  MCG_S &= ~(1U << MCG_S_LOCK0_SHIFT);
  (void)MCG_S_LOLS0_MASK;
  (void)MCG_S_LOLS0_SHIFT;
  MCG_S |= MCG_S_LOLS0_MASK;
  MCG_S &= ~(1U << MCG_S_LOLS0_SHIFT);
  MCG_SC_REG(MCG) = MCG_SC_REG(MCG) + 1;
  (void)MCG_SC_LOCS0_MASK;
  (void)MCG_SC_LOCS0_SHIFT;
  MCG_SC |= MCG_SC_LOCS0_MASK;
  MCG_SC &= ~(1U << MCG_SC_LOCS0_SHIFT);
  (void)MCG_SC_FCRDIV_MASK;
  (void)MCG_SC_FCRDIV_SHIFT;
  (void)MCG_SC_FCRDIV(1);
  MCG_SC |= MCG_SC_FCRDIV_MASK;
  MCG_SC &= ~(1U << MCG_SC_FCRDIV_SHIFT);
  (void)MCG_SC_FLTPRSRV_MASK;
  (void)MCG_SC_FLTPRSRV_SHIFT;
  MCG_SC |= MCG_SC_FLTPRSRV_MASK;
  MCG_SC &= ~(1U << MCG_SC_FLTPRSRV_SHIFT);
  (void)MCG_SC_ATMF_MASK;
  (void)MCG_SC_ATMF_SHIFT;
  MCG_SC |= MCG_SC_ATMF_MASK;
  MCG_SC &= ~(1U << MCG_SC_ATMF_SHIFT);
  (void)MCG_SC_ATMS_MASK;
  (void)MCG_SC_ATMS_SHIFT;
  MCG_SC |= MCG_SC_ATMS_MASK;
  MCG_SC &= ~(1U << MCG_SC_ATMS_SHIFT);
  (void)MCG_SC_ATME_MASK;
  (void)MCG_SC_ATME_SHIFT;
  MCG_SC |= MCG_SC_ATME_MASK;
  MCG_SC &= ~(1U << MCG_SC_ATME_SHIFT);
  MCG_ATCVH_REG(MCG) = MCG_ATCVH_REG(MCG) + 1;
  (void)MCG_ATCVH_ATCVH_MASK;
  (void)MCG_ATCVH_ATCVH_SHIFT;
  (void)MCG_ATCVH_ATCVH(1);
  MCG_ATCVH |= MCG_ATCVH_ATCVH_MASK;
  MCG_ATCVH &= ~(1U << MCG_ATCVH_ATCVH_SHIFT);
  MCG_ATCVL_REG(MCG) = MCG_ATCVL_REG(MCG) + 1;
  (void)MCG_ATCVL_ATCVL_MASK;
  (void)MCG_ATCVL_ATCVL_SHIFT;
  (void)MCG_ATCVL_ATCVL(1);
  MCG_ATCVL |= MCG_ATCVL_ATCVL_MASK;
  MCG_ATCVL &= ~(1U << MCG_ATCVL_ATCVL_SHIFT);
  MCG_C7_REG(MCG) = MCG_C7_REG(MCG) + 1;
  (void)MCG_C7_OSCSEL_MASK;
  (void)MCG_C7_OSCSEL_SHIFT;
  MCG_C7 |= MCG_C7_OSCSEL_MASK;
  MCG_C7 &= ~(1U << MCG_C7_OSCSEL_SHIFT);
  (void)MCG_C7_PLL32KREFSEL_MASK;
  (void)MCG_C7_PLL32KREFSEL_SHIFT;
  (void)MCG_C7_PLL32KREFSEL(1);
  MCG_C7 |= MCG_C7_PLL32KREFSEL_MASK;
  MCG_C7 &= ~(1U << MCG_C7_PLL32KREFSEL_SHIFT);
  MCG_C8_REG(MCG) = MCG_C8_REG(MCG) + 1;
  (void)MCG_C8_LOCS1_MASK;
  (void)MCG_C8_LOCS1_SHIFT;
  MCG_C8 |= MCG_C8_LOCS1_MASK;
  MCG_C8 &= ~(1U << MCG_C8_LOCS1_SHIFT);
  (void)MCG_C8_COARSE_LOLIE_MASK;
  (void)MCG_C8_COARSE_LOLIE_SHIFT;
  MCG_C8 |= MCG_C8_COARSE_LOLIE_MASK;
  MCG_C8 &= ~(1U << MCG_C8_COARSE_LOLIE_SHIFT);
  (void)MCG_C8_CME1_MASK;
  (void)MCG_C8_CME1_SHIFT;
  MCG_C8 |= MCG_C8_CME1_MASK;
  MCG_C8 &= ~(1U << MCG_C8_CME1_SHIFT);
  (void)MCG_C8_LOLRE_MASK;
  (void)MCG_C8_LOLRE_SHIFT;
  MCG_C8 |= MCG_C8_LOLRE_MASK;
  MCG_C8 &= ~(1U << MCG_C8_LOLRE_SHIFT);
  (void)MCG_C8_LOCRE1_MASK;
  (void)MCG_C8_LOCRE1_SHIFT;
  MCG_C8 |= MCG_C8_LOCRE1_MASK;
  MCG_C8 &= ~(1U << MCG_C8_LOCRE1_SHIFT);
  (void)MCG_C9_COARSE_LOCK_MASK;
  (void)MCG_C9_COARSE_LOCK_SHIFT;
  (void)MCG_C9_COARSE_LOLS_MASK;
  (void)MCG_C9_COARSE_LOLS_SHIFT;
}

void test_MCM(void) {
  (void)MCM_BASE;
  (void)MCM;
  MCM_PLACR = MCM_PLACR + 1;
  MCM_PID = MCM_PID + 1;
  MCM_CPO = MCM_CPO + 1;
  MCM_MATCR0 = MCM_MATCR0 + 1;
  (void)MCM_PLASC_ASC_MASK;
  (void)MCM_PLASC_ASC_SHIFT;
  (void)MCM_PLASC_ASC(1);
  (void)MCM_PLAMC_AMC_MASK;
  (void)MCM_PLAMC_AMC_SHIFT;
  (void)MCM_PLAMC_AMC(1);
  MCM_PLACR_REG(MCM) = MCM_PLACR_REG(MCM) + 1;
  (void)MCM_PLACR_ARB_MASK;
  (void)MCM_PLACR_ARB_SHIFT;
  MCM_PLACR |= MCM_PLACR_ARB_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_ARB_SHIFT);
  (void)MCM_PLACR_CFCC_MASK;
  (void)MCM_PLACR_CFCC_SHIFT;
  MCM_PLACR |= MCM_PLACR_CFCC_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_CFCC_SHIFT);
  (void)MCM_PLACR_DFCDA_MASK;
  (void)MCM_PLACR_DFCDA_SHIFT;
  MCM_PLACR |= MCM_PLACR_DFCDA_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_DFCDA_SHIFT);
  (void)MCM_PLACR_DFCIC_MASK;
  (void)MCM_PLACR_DFCIC_SHIFT;
  MCM_PLACR |= MCM_PLACR_DFCIC_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_DFCIC_SHIFT);
  (void)MCM_PLACR_DFCC_MASK;
  (void)MCM_PLACR_DFCC_SHIFT;
  MCM_PLACR |= MCM_PLACR_DFCC_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_DFCC_SHIFT);
  (void)MCM_PLACR_EFDS_MASK;
  (void)MCM_PLACR_EFDS_SHIFT;
  MCM_PLACR |= MCM_PLACR_EFDS_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_EFDS_SHIFT);
  (void)MCM_PLACR_DFCS_MASK;
  (void)MCM_PLACR_DFCS_SHIFT;
  MCM_PLACR |= MCM_PLACR_DFCS_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_DFCS_SHIFT);
  (void)MCM_PLACR_ESFC_MASK;
  (void)MCM_PLACR_ESFC_SHIFT;
  MCM_PLACR |= MCM_PLACR_ESFC_MASK;
  MCM_PLACR &= ~(1U << MCM_PLACR_ESFC_SHIFT);
  MCM_PID_REG(MCM) = MCM_PID_REG(MCM) + 1;
  (void)MCM_PID_PID_MASK;
  (void)MCM_PID_PID_SHIFT;
  (void)MCM_PID_PID(1);
  MCM_PID |= MCM_PID_PID_MASK;
  MCM_PID &= ~(1U << MCM_PID_PID_SHIFT);
  MCM_CPO_REG(MCM) = MCM_CPO_REG(MCM) + 1;
  (void)MCM_CPO_CPOREQ_MASK;
  (void)MCM_CPO_CPOREQ_SHIFT;
  MCM_CPO |= MCM_CPO_CPOREQ_MASK;
  MCM_CPO &= ~(1U << MCM_CPO_CPOREQ_SHIFT);
  (void)MCM_CPO_CPOACK_MASK;
  (void)MCM_CPO_CPOACK_SHIFT;
  MCM_CPO |= MCM_CPO_CPOACK_MASK;
  MCM_CPO &= ~(1U << MCM_CPO_CPOACK_SHIFT);
  (void)MCM_CPO_CPOWOI_MASK;
  (void)MCM_CPO_CPOWOI_SHIFT;
  MCM_CPO |= MCM_CPO_CPOWOI_MASK;
  MCM_CPO &= ~(1U << MCM_CPO_CPOWOI_SHIFT);
  MCM_MATCR_REG(MCM,0) = MCM_MATCR_REG(MCM,0) + 1;
  MCM_MATCR(0) = MCM_MATCR(0) + 1;
  (void)MCM_MATCR_ATC0_MASK;
  (void)MCM_MATCR_ATC0_SHIFT;
  (void)MCM_MATCR_ATC0(1);
  MCM_MATCR0 |= MCM_MATCR_ATC0_MASK;
  MCM_MATCR0 &= ~(1U << MCM_MATCR_ATC0_SHIFT);
  (void)MCM_MATCR_RO0_MASK;
  (void)MCM_MATCR_RO0_SHIFT;
  MCM_MATCR0 |= MCM_MATCR_RO0_MASK;
  MCM_MATCR0 &= ~(1U << MCM_MATCR_RO0_SHIFT);
  (void)MCM_MATCR_ATC2_MASK;
  (void)MCM_MATCR_ATC2_SHIFT;
  (void)MCM_MATCR_ATC2(1);
  MCM_MATCR0 |= MCM_MATCR_ATC2_MASK;
  MCM_MATCR0 &= ~(1U << MCM_MATCR_ATC2_SHIFT);
  (void)MCM_MATCR_RO2_MASK;
  (void)MCM_MATCR_RO2_SHIFT;
  MCM_MATCR0 |= MCM_MATCR_RO2_MASK;
  MCM_MATCR0 &= ~(1U << MCM_MATCR_RO2_SHIFT);
}

void test_MPU(void) {
  (void)MPU_BASE;
  (void)MPU;
  MPU_CESR = MPU_CESR + 1;
  MPU_RGD0_WORD0 = MPU_RGD0_WORD0 + 1;
  MPU_RGD0_WORD1 = MPU_RGD0_WORD1 + 1;
  MPU_RGD0_WORD2 = MPU_RGD0_WORD2 + 1;
  MPU_RGD0_WORD3 = MPU_RGD0_WORD3 + 1;
  MPU_RGD1_WORD0 = MPU_RGD1_WORD0 + 1;
  MPU_RGD1_WORD1 = MPU_RGD1_WORD1 + 1;
  MPU_RGD1_WORD2 = MPU_RGD1_WORD2 + 1;
  MPU_RGD1_WORD3 = MPU_RGD1_WORD3 + 1;
  MPU_RGD2_WORD0 = MPU_RGD2_WORD0 + 1;
  MPU_RGD2_WORD1 = MPU_RGD2_WORD1 + 1;
  MPU_RGD2_WORD2 = MPU_RGD2_WORD2 + 1;
  MPU_RGD2_WORD3 = MPU_RGD2_WORD3 + 1;
  MPU_RGD3_WORD0 = MPU_RGD3_WORD0 + 1;
  MPU_RGD3_WORD1 = MPU_RGD3_WORD1 + 1;
  MPU_RGD3_WORD2 = MPU_RGD3_WORD2 + 1;
  MPU_RGD3_WORD3 = MPU_RGD3_WORD3 + 1;
  MPU_RGD4_WORD0 = MPU_RGD4_WORD0 + 1;
  MPU_RGD4_WORD1 = MPU_RGD4_WORD1 + 1;
  MPU_RGD4_WORD2 = MPU_RGD4_WORD2 + 1;
  MPU_RGD4_WORD3 = MPU_RGD4_WORD3 + 1;
  MPU_RGD5_WORD0 = MPU_RGD5_WORD0 + 1;
  MPU_RGD5_WORD1 = MPU_RGD5_WORD1 + 1;
  MPU_RGD5_WORD2 = MPU_RGD5_WORD2 + 1;
  MPU_RGD5_WORD3 = MPU_RGD5_WORD3 + 1;
  MPU_RGD6_WORD0 = MPU_RGD6_WORD0 + 1;
  MPU_RGD6_WORD1 = MPU_RGD6_WORD1 + 1;
  MPU_RGD6_WORD2 = MPU_RGD6_WORD2 + 1;
  MPU_RGD6_WORD3 = MPU_RGD6_WORD3 + 1;
  MPU_RGD7_WORD0 = MPU_RGD7_WORD0 + 1;
  MPU_RGD7_WORD1 = MPU_RGD7_WORD1 + 1;
  MPU_RGD7_WORD2 = MPU_RGD7_WORD2 + 1;
  MPU_RGD7_WORD3 = MPU_RGD7_WORD3 + 1;
  MPU_RGDAAC0 = MPU_RGDAAC0 + 1;
  MPU_RGDAAC1 = MPU_RGDAAC1 + 1;
  MPU_RGDAAC2 = MPU_RGDAAC2 + 1;
  MPU_RGDAAC3 = MPU_RGDAAC3 + 1;
  MPU_RGDAAC4 = MPU_RGDAAC4 + 1;
  MPU_RGDAAC5 = MPU_RGDAAC5 + 1;
  MPU_RGDAAC6 = MPU_RGDAAC6 + 1;
  MPU_RGDAAC7 = MPU_RGDAAC7 + 1;
  MPU_CESR_REG(MPU) = MPU_CESR_REG(MPU) + 1;
  (void)MPU_CESR_VLD_MASK;
  (void)MPU_CESR_VLD_SHIFT;
  MPU_CESR |= MPU_CESR_VLD_MASK;
  MPU_CESR &= ~(1U << MPU_CESR_VLD_SHIFT);
  (void)MPU_CESR_NRGD_MASK;
  (void)MPU_CESR_NRGD_SHIFT;
  (void)MPU_CESR_NRGD(1);
  MPU_CESR |= MPU_CESR_NRGD_MASK;
  MPU_CESR &= ~(1U << MPU_CESR_NRGD_SHIFT);
  (void)MPU_CESR_NSP_MASK;
  (void)MPU_CESR_NSP_SHIFT;
  (void)MPU_CESR_NSP(1);
  MPU_CESR |= MPU_CESR_NSP_MASK;
  MPU_CESR &= ~(1U << MPU_CESR_NSP_SHIFT);
  (void)MPU_CESR_HRL_MASK;
  (void)MPU_CESR_HRL_SHIFT;
  (void)MPU_CESR_HRL(1);
  MPU_CESR |= MPU_CESR_HRL_MASK;
  MPU_CESR &= ~(1U << MPU_CESR_HRL_SHIFT);
  (void)MPU_CESR_SPERR_MASK;
  (void)MPU_CESR_SPERR_SHIFT;
  (void)MPU_CESR_SPERR(1);
  MPU_CESR |= MPU_CESR_SPERR_MASK;
  MPU_CESR &= ~(1U << MPU_CESR_SPERR_SHIFT);
  (void)MPU_EAR_EADDR_MASK;
  (void)MPU_EAR_EADDR_SHIFT;
  (void)MPU_EAR_EADDR(1);
  (void)MPU_EDR_ERW_MASK;
  (void)MPU_EDR_ERW_SHIFT;
  (void)MPU_EDR_EATTR_MASK;
  (void)MPU_EDR_EATTR_SHIFT;
  (void)MPU_EDR_EATTR(1);
  (void)MPU_EDR_EMN_MASK;
  (void)MPU_EDR_EMN_SHIFT;
  (void)MPU_EDR_EMN(1);
  (void)MPU_EDR_EPID_MASK;
  (void)MPU_EDR_EPID_SHIFT;
  (void)MPU_EDR_EPID(1);
  (void)MPU_EDR_EACD_MASK;
  (void)MPU_EDR_EACD_SHIFT;
  (void)MPU_EDR_EACD(1);
  MPU_WORD_REG(MPU,0,0) = MPU_WORD_REG(MPU,0,0) + 1;
  MPU_WORD(0,0) = MPU_WORD(0,0) + 1;
  (void)MPU_WORD_VLD_MASK;
  (void)MPU_WORD_VLD_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_VLD_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_VLD_SHIFT);
  (void)MPU_WORD_M0UM_MASK;
  (void)MPU_WORD_M0UM_SHIFT;
  (void)MPU_WORD_M0UM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M0UM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M0UM_SHIFT);
  (void)MPU_WORD_M0SM_MASK;
  (void)MPU_WORD_M0SM_SHIFT;
  (void)MPU_WORD_M0SM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M0SM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M0SM_SHIFT);
  (void)MPU_WORD_M0PE_MASK;
  (void)MPU_WORD_M0PE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M0PE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M0PE_SHIFT);
  (void)MPU_WORD_ENDADDR_MASK;
  (void)MPU_WORD_ENDADDR_SHIFT;
  (void)MPU_WORD_ENDADDR(1);
  MPU_RGD0_WORD0 |= MPU_WORD_ENDADDR_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_ENDADDR_SHIFT);
  (void)MPU_WORD_SRTADDR_MASK;
  (void)MPU_WORD_SRTADDR_SHIFT;
  (void)MPU_WORD_SRTADDR(1);
  MPU_RGD0_WORD0 |= MPU_WORD_SRTADDR_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_SRTADDR_SHIFT);
  (void)MPU_WORD_M1UM_MASK;
  (void)MPU_WORD_M1UM_SHIFT;
  (void)MPU_WORD_M1UM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M1UM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M1UM_SHIFT);
  (void)MPU_WORD_M1SM_MASK;
  (void)MPU_WORD_M1SM_SHIFT;
  (void)MPU_WORD_M1SM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M1SM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M1SM_SHIFT);
  (void)MPU_WORD_M1PE_MASK;
  (void)MPU_WORD_M1PE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M1PE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M1PE_SHIFT);
  (void)MPU_WORD_M2UM_MASK;
  (void)MPU_WORD_M2UM_SHIFT;
  (void)MPU_WORD_M2UM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M2UM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M2UM_SHIFT);
  (void)MPU_WORD_M2SM_MASK;
  (void)MPU_WORD_M2SM_SHIFT;
  (void)MPU_WORD_M2SM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M2SM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M2SM_SHIFT);
  (void)MPU_WORD_PIDMASK_MASK;
  (void)MPU_WORD_PIDMASK_SHIFT;
  (void)MPU_WORD_PIDMASK(1);
  MPU_RGD0_WORD0 |= MPU_WORD_PIDMASK_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_PIDMASK_SHIFT);
  (void)MPU_WORD_M2PE_MASK;
  (void)MPU_WORD_M2PE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M2PE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M2PE_SHIFT);
  (void)MPU_WORD_M3UM_MASK;
  (void)MPU_WORD_M3UM_SHIFT;
  (void)MPU_WORD_M3UM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M3UM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M3UM_SHIFT);
  (void)MPU_WORD_M3SM_MASK;
  (void)MPU_WORD_M3SM_SHIFT;
  (void)MPU_WORD_M3SM(1);
  MPU_RGD0_WORD0 |= MPU_WORD_M3SM_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M3SM_SHIFT);
  (void)MPU_WORD_M3PE_MASK;
  (void)MPU_WORD_M3PE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M3PE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M3PE_SHIFT);
  (void)MPU_WORD_PID_MASK;
  (void)MPU_WORD_PID_SHIFT;
  (void)MPU_WORD_PID(1);
  MPU_RGD0_WORD0 |= MPU_WORD_PID_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_PID_SHIFT);
  (void)MPU_WORD_M4WE_MASK;
  (void)MPU_WORD_M4WE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M4WE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M4WE_SHIFT);
  (void)MPU_WORD_M4RE_MASK;
  (void)MPU_WORD_M4RE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M4RE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M4RE_SHIFT);
  (void)MPU_WORD_M5WE_MASK;
  (void)MPU_WORD_M5WE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M5WE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M5WE_SHIFT);
  (void)MPU_WORD_M5RE_MASK;
  (void)MPU_WORD_M5RE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M5RE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M5RE_SHIFT);
  (void)MPU_WORD_M6WE_MASK;
  (void)MPU_WORD_M6WE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M6WE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M6WE_SHIFT);
  (void)MPU_WORD_M6RE_MASK;
  (void)MPU_WORD_M6RE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M6RE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M6RE_SHIFT);
  (void)MPU_WORD_M7WE_MASK;
  (void)MPU_WORD_M7WE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M7WE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M7WE_SHIFT);
  (void)MPU_WORD_M7RE_MASK;
  (void)MPU_WORD_M7RE_SHIFT;
  MPU_RGD0_WORD0 |= MPU_WORD_M7RE_MASK;
  MPU_RGD0_WORD0 &= ~(1U << MPU_WORD_M7RE_SHIFT);
  MPU_RGDAAC_REG(MPU,0) = MPU_RGDAAC_REG(MPU,0) + 1;
  MPU_RGDAAC(0) = MPU_RGDAAC(0) + 1;
  (void)MPU_RGDAAC_M0UM_MASK;
  (void)MPU_RGDAAC_M0UM_SHIFT;
  (void)MPU_RGDAAC_M0UM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M0UM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M0UM_SHIFT);
  (void)MPU_RGDAAC_M0SM_MASK;
  (void)MPU_RGDAAC_M0SM_SHIFT;
  (void)MPU_RGDAAC_M0SM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M0SM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M0SM_SHIFT);
  (void)MPU_RGDAAC_M0PE_MASK;
  (void)MPU_RGDAAC_M0PE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M0PE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M0PE_SHIFT);
  (void)MPU_RGDAAC_M1UM_MASK;
  (void)MPU_RGDAAC_M1UM_SHIFT;
  (void)MPU_RGDAAC_M1UM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M1UM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M1UM_SHIFT);
  (void)MPU_RGDAAC_M1SM_MASK;
  (void)MPU_RGDAAC_M1SM_SHIFT;
  (void)MPU_RGDAAC_M1SM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M1SM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M1SM_SHIFT);
  (void)MPU_RGDAAC_M1PE_MASK;
  (void)MPU_RGDAAC_M1PE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M1PE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M1PE_SHIFT);
  (void)MPU_RGDAAC_M2UM_MASK;
  (void)MPU_RGDAAC_M2UM_SHIFT;
  (void)MPU_RGDAAC_M2UM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M2UM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M2UM_SHIFT);
  (void)MPU_RGDAAC_M2SM_MASK;
  (void)MPU_RGDAAC_M2SM_SHIFT;
  (void)MPU_RGDAAC_M2SM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M2SM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M2SM_SHIFT);
  (void)MPU_RGDAAC_M2PE_MASK;
  (void)MPU_RGDAAC_M2PE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M2PE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M2PE_SHIFT);
  (void)MPU_RGDAAC_M3UM_MASK;
  (void)MPU_RGDAAC_M3UM_SHIFT;
  (void)MPU_RGDAAC_M3UM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M3UM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M3UM_SHIFT);
  (void)MPU_RGDAAC_M3SM_MASK;
  (void)MPU_RGDAAC_M3SM_SHIFT;
  (void)MPU_RGDAAC_M3SM(1);
  MPU_RGDAAC0 |= MPU_RGDAAC_M3SM_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M3SM_SHIFT);
  (void)MPU_RGDAAC_M3PE_MASK;
  (void)MPU_RGDAAC_M3PE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M3PE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M3PE_SHIFT);
  (void)MPU_RGDAAC_M4WE_MASK;
  (void)MPU_RGDAAC_M4WE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M4WE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M4WE_SHIFT);
  (void)MPU_RGDAAC_M4RE_MASK;
  (void)MPU_RGDAAC_M4RE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M4RE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M4RE_SHIFT);
  (void)MPU_RGDAAC_M5WE_MASK;
  (void)MPU_RGDAAC_M5WE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M5WE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M5WE_SHIFT);
  (void)MPU_RGDAAC_M5RE_MASK;
  (void)MPU_RGDAAC_M5RE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M5RE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M5RE_SHIFT);
  (void)MPU_RGDAAC_M6WE_MASK;
  (void)MPU_RGDAAC_M6WE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M6WE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M6WE_SHIFT);
  (void)MPU_RGDAAC_M6RE_MASK;
  (void)MPU_RGDAAC_M6RE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M6RE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M6RE_SHIFT);
  (void)MPU_RGDAAC_M7WE_MASK;
  (void)MPU_RGDAAC_M7WE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M7WE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M7WE_SHIFT);
  (void)MPU_RGDAAC_M7RE_MASK;
  (void)MPU_RGDAAC_M7RE_SHIFT;
  MPU_RGDAAC0 |= MPU_RGDAAC_M7RE_MASK;
  MPU_RGDAAC0 &= ~(1U << MPU_RGDAAC_M7RE_SHIFT);
}

void test_MTB(void) {
  (void)MTB_BASE;
  (void)MTB;
  MTB_POSITION = MTB_POSITION + 1;
  MTB_MASTER = MTB_MASTER + 1;
  MTB_FLOW = MTB_FLOW + 1;
  MTB_POSITION_REG(MTB) = MTB_POSITION_REG(MTB) + 1;
  (void)MTB_POSITION_WRAP_MASK;
  (void)MTB_POSITION_WRAP_SHIFT;
  MTB_POSITION |= MTB_POSITION_WRAP_MASK;
  MTB_POSITION &= ~(1U << MTB_POSITION_WRAP_SHIFT);
  (void)MTB_POSITION_POINTER_MASK;
  (void)MTB_POSITION_POINTER_SHIFT;
  (void)MTB_POSITION_POINTER(1);
  MTB_POSITION |= MTB_POSITION_POINTER_MASK;
  MTB_POSITION &= ~(1U << MTB_POSITION_POINTER_SHIFT);
  MTB_MASTER_REG(MTB) = MTB_MASTER_REG(MTB) + 1;
  (void)MTB_MASTER_MASK_MASK;
  (void)MTB_MASTER_MASK_SHIFT;
  (void)MTB_MASTER_MASK(1);
  MTB_MASTER |= MTB_MASTER_MASK_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_MASK_SHIFT);
  (void)MTB_MASTER_TSTARTEN_MASK;
  (void)MTB_MASTER_TSTARTEN_SHIFT;
  MTB_MASTER |= MTB_MASTER_TSTARTEN_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_TSTARTEN_SHIFT);
  (void)MTB_MASTER_TSTOPEN_MASK;
  (void)MTB_MASTER_TSTOPEN_SHIFT;
  MTB_MASTER |= MTB_MASTER_TSTOPEN_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_TSTOPEN_SHIFT);
  (void)MTB_MASTER_SFRWPRIV_MASK;
  (void)MTB_MASTER_SFRWPRIV_SHIFT;
  MTB_MASTER |= MTB_MASTER_SFRWPRIV_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_SFRWPRIV_SHIFT);
  (void)MTB_MASTER_RAMPRIV_MASK;
  (void)MTB_MASTER_RAMPRIV_SHIFT;
  MTB_MASTER |= MTB_MASTER_RAMPRIV_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_RAMPRIV_SHIFT);
  (void)MTB_MASTER_HALTREQ_MASK;
  (void)MTB_MASTER_HALTREQ_SHIFT;
  MTB_MASTER |= MTB_MASTER_HALTREQ_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_HALTREQ_SHIFT);
  (void)MTB_MASTER_EN_MASK;
  (void)MTB_MASTER_EN_SHIFT;
  MTB_MASTER |= MTB_MASTER_EN_MASK;
  MTB_MASTER &= ~(1U << MTB_MASTER_EN_SHIFT);
  MTB_FLOW_REG(MTB) = MTB_FLOW_REG(MTB) + 1;
  (void)MTB_FLOW_AUTOSTOP_MASK;
  (void)MTB_FLOW_AUTOSTOP_SHIFT;
  MTB_FLOW |= MTB_FLOW_AUTOSTOP_MASK;
  MTB_FLOW &= ~(1U << MTB_FLOW_AUTOSTOP_SHIFT);
  (void)MTB_FLOW_AUTOHALT_MASK;
  (void)MTB_FLOW_AUTOHALT_SHIFT;
  MTB_FLOW |= MTB_FLOW_AUTOHALT_MASK;
  MTB_FLOW &= ~(1U << MTB_FLOW_AUTOHALT_SHIFT);
  (void)MTB_FLOW_WATERMARK_MASK;
  (void)MTB_FLOW_WATERMARK_SHIFT;
  (void)MTB_FLOW_WATERMARK(1);
  MTB_FLOW |= MTB_FLOW_WATERMARK_MASK;
  MTB_FLOW &= ~(1U << MTB_FLOW_WATERMARK_SHIFT);
  (void)MTB_BASE_BASEADDR_MASK;
  (void)MTB_BASE_BASEADDR_SHIFT;
  (void)MTB_BASE_BASEADDR(1);
  (void)MTB_MODECTRL_MODECTRL_MASK;
  (void)MTB_MODECTRL_MODECTRL_SHIFT;
  (void)MTB_MODECTRL_MODECTRL(1);
  (void)MTB_TAGSET_TAGSET_MASK;
  (void)MTB_TAGSET_TAGSET_SHIFT;
  (void)MTB_TAGSET_TAGSET(1);
  (void)MTB_TAGCLEAR_TAGCLEAR_MASK;
  (void)MTB_TAGCLEAR_TAGCLEAR_SHIFT;
  (void)MTB_TAGCLEAR_TAGCLEAR(1);
  (void)MTB_LOCKACCESS_LOCKACCESS_MASK;
  (void)MTB_LOCKACCESS_LOCKACCESS_SHIFT;
  (void)MTB_LOCKACCESS_LOCKACCESS(1);
  (void)MTB_LOCKSTAT_LOCKSTAT_MASK;
  (void)MTB_LOCKSTAT_LOCKSTAT_SHIFT;
  (void)MTB_LOCKSTAT_LOCKSTAT(1);
  (void)MTB_AUTHSTAT_BIT0_MASK;
  (void)MTB_AUTHSTAT_BIT0_SHIFT;
  (void)MTB_AUTHSTAT_BIT1_MASK;
  (void)MTB_AUTHSTAT_BIT1_SHIFT;
  (void)MTB_AUTHSTAT_BIT2_MASK;
  (void)MTB_AUTHSTAT_BIT2_SHIFT;
  (void)MTB_AUTHSTAT_BIT3_MASK;
  (void)MTB_AUTHSTAT_BIT3_SHIFT;
  (void)MTB_DEVICEARCH_DEVICEARCH_MASK;
  (void)MTB_DEVICEARCH_DEVICEARCH_SHIFT;
  (void)MTB_DEVICEARCH_DEVICEARCH(1);
  (void)MTB_DEVICECFG_DEVICECFG_MASK;
  (void)MTB_DEVICECFG_DEVICECFG_SHIFT;
  (void)MTB_DEVICECFG_DEVICECFG(1);
  (void)MTB_DEVICETYPID_DEVICETYPID_MASK;
  (void)MTB_DEVICETYPID_DEVICETYPID_SHIFT;
  (void)MTB_DEVICETYPID_DEVICETYPID(1);
  (void)MTB_PERIPHID_PERIPHID_MASK;
  (void)MTB_PERIPHID_PERIPHID_SHIFT;
  (void)MTB_PERIPHID_PERIPHID(1);
  (void)MTB_COMPID_COMPID_MASK;
  (void)MTB_COMPID_COMPID_SHIFT;
  (void)MTB_COMPID_COMPID(1);
}

void test_MTBDWT(void) {
  (void)MTBDWT_BASE;
  (void)MTBDWT;
  MTBDWT_COMP0 = MTBDWT_COMP0 + 1;
  MTBDWT_MASK0 = MTBDWT_MASK0 + 1;
  MTBDWT_FCT0 = MTBDWT_FCT0 + 1;
  MTBDWT_COMP1 = MTBDWT_COMP1 + 1;
  MTBDWT_MASK1 = MTBDWT_MASK1 + 1;
  MTBDWT_FCT1 = MTBDWT_FCT1 + 1;
  MTBDWT_TBCTRL = MTBDWT_TBCTRL + 1;
  (void)MTBDWT_CTRL_DWTCFGCTRL_MASK;
  (void)MTBDWT_CTRL_DWTCFGCTRL_SHIFT;
  (void)MTBDWT_CTRL_DWTCFGCTRL(1);
  (void)MTBDWT_CTRL_NUMCMP_MASK;
  (void)MTBDWT_CTRL_NUMCMP_SHIFT;
  (void)MTBDWT_CTRL_NUMCMP(1);
  MTBDWT_COMP_REG(MTBDWT,0) = MTBDWT_COMP_REG(MTBDWT,0) + 1;
  MTBDWT_COMP(0) = MTBDWT_COMP(0) + 1;
  (void)MTBDWT_COMP_COMP_MASK;
  (void)MTBDWT_COMP_COMP_SHIFT;
  (void)MTBDWT_COMP_COMP(1);
  MTBDWT_COMP0 |= MTBDWT_COMP_COMP_MASK;
  MTBDWT_COMP0 &= ~(1U << MTBDWT_COMP_COMP_SHIFT);
  MTBDWT_MASK_REG(MTBDWT,0) = MTBDWT_MASK_REG(MTBDWT,0) + 1;
  MTBDWT_MASK(0) = MTBDWT_MASK(0) + 1;
  (void)MTBDWT_MASK_MASK_MASK;
  (void)MTBDWT_MASK_MASK_SHIFT;
  (void)MTBDWT_MASK_MASK(1);
  MTBDWT_MASK0 |= MTBDWT_MASK_MASK_MASK;
  MTBDWT_MASK0 &= ~(1U << MTBDWT_MASK_MASK_SHIFT);
  MTBDWT_FCT_REG(MTBDWT,0) = MTBDWT_FCT_REG(MTBDWT,0) + 1;
  MTBDWT_FCT(0) = MTBDWT_FCT(0) + 1;
  (void)MTBDWT_FCT_FUNCTION_MASK;
  (void)MTBDWT_FCT_FUNCTION_SHIFT;
  (void)MTBDWT_FCT_FUNCTION(1);
  MTBDWT_FCT0 |= MTBDWT_FCT_FUNCTION_MASK;
  MTBDWT_FCT0 &= ~(1U << MTBDWT_FCT_FUNCTION_SHIFT);
  (void)MTBDWT_FCT_DATAVMATCH_MASK;
  (void)MTBDWT_FCT_DATAVMATCH_SHIFT;
  MTBDWT_FCT0 |= MTBDWT_FCT_DATAVMATCH_MASK;
  MTBDWT_FCT0 &= ~(1U << MTBDWT_FCT_DATAVMATCH_SHIFT);
  (void)MTBDWT_FCT_DATAVSIZE_MASK;
  (void)MTBDWT_FCT_DATAVSIZE_SHIFT;
  (void)MTBDWT_FCT_DATAVSIZE(1);
  MTBDWT_FCT0 |= MTBDWT_FCT_DATAVSIZE_MASK;
  MTBDWT_FCT0 &= ~(1U << MTBDWT_FCT_DATAVSIZE_SHIFT);
  (void)MTBDWT_FCT_DATAVADDR0_MASK;
  (void)MTBDWT_FCT_DATAVADDR0_SHIFT;
  (void)MTBDWT_FCT_DATAVADDR0(1);
  MTBDWT_FCT0 |= MTBDWT_FCT_DATAVADDR0_MASK;
  MTBDWT_FCT0 &= ~(1U << MTBDWT_FCT_DATAVADDR0_SHIFT);
  (void)MTBDWT_FCT_MATCHED_MASK;
  (void)MTBDWT_FCT_MATCHED_SHIFT;
  MTBDWT_FCT0 |= MTBDWT_FCT_MATCHED_MASK;
  MTBDWT_FCT0 &= ~(1U << MTBDWT_FCT_MATCHED_SHIFT);
  MTBDWT_TBCTRL_REG(MTBDWT) = MTBDWT_TBCTRL_REG(MTBDWT) + 1;
  (void)MTBDWT_TBCTRL_ACOMP0_MASK;
  (void)MTBDWT_TBCTRL_ACOMP0_SHIFT;
  MTBDWT_TBCTRL |= MTBDWT_TBCTRL_ACOMP0_MASK;
  MTBDWT_TBCTRL &= ~(1U << MTBDWT_TBCTRL_ACOMP0_SHIFT);
  (void)MTBDWT_TBCTRL_ACOMP1_MASK;
  (void)MTBDWT_TBCTRL_ACOMP1_SHIFT;
  MTBDWT_TBCTRL |= MTBDWT_TBCTRL_ACOMP1_MASK;
  MTBDWT_TBCTRL &= ~(1U << MTBDWT_TBCTRL_ACOMP1_SHIFT);
  (void)MTBDWT_TBCTRL_NUMCOMP_MASK;
  (void)MTBDWT_TBCTRL_NUMCOMP_SHIFT;
  (void)MTBDWT_TBCTRL_NUMCOMP(1);
  MTBDWT_TBCTRL |= MTBDWT_TBCTRL_NUMCOMP_MASK;
  MTBDWT_TBCTRL &= ~(1U << MTBDWT_TBCTRL_NUMCOMP_SHIFT);
  (void)MTBDWT_DEVICECFG_DEVICECFG_MASK;
  (void)MTBDWT_DEVICECFG_DEVICECFG_SHIFT;
  (void)MTBDWT_DEVICECFG_DEVICECFG(1);
  (void)MTBDWT_DEVICETYPID_DEVICETYPID_MASK;
  (void)MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT;
  (void)MTBDWT_DEVICETYPID_DEVICETYPID(1);
  (void)MTBDWT_PERIPHID_PERIPHID_MASK;
  (void)MTBDWT_PERIPHID_PERIPHID_SHIFT;
  (void)MTBDWT_PERIPHID_PERIPHID(1);
  (void)MTBDWT_COMPID_COMPID_MASK;
  (void)MTBDWT_COMPID_COMPID_SHIFT;
  (void)MTBDWT_COMPID_COMPID(1);
}

void test_NV(void) {
  (void)FTFA_FlashConfig_BASE;
  (void)FTFA_FlashConfig;
  (void)NV_BACKKEY3_KEY_MASK;
  (void)NV_BACKKEY3_KEY_SHIFT;
  (void)NV_BACKKEY3_KEY(1);
  (void)NV_BACKKEY2_KEY_MASK;
  (void)NV_BACKKEY2_KEY_SHIFT;
  (void)NV_BACKKEY2_KEY(1);
  (void)NV_BACKKEY1_KEY_MASK;
  (void)NV_BACKKEY1_KEY_SHIFT;
  (void)NV_BACKKEY1_KEY(1);
  (void)NV_BACKKEY0_KEY_MASK;
  (void)NV_BACKKEY0_KEY_SHIFT;
  (void)NV_BACKKEY0_KEY(1);
  (void)NV_BACKKEY7_KEY_MASK;
  (void)NV_BACKKEY7_KEY_SHIFT;
  (void)NV_BACKKEY7_KEY(1);
  (void)NV_BACKKEY6_KEY_MASK;
  (void)NV_BACKKEY6_KEY_SHIFT;
  (void)NV_BACKKEY6_KEY(1);
  (void)NV_BACKKEY5_KEY_MASK;
  (void)NV_BACKKEY5_KEY_SHIFT;
  (void)NV_BACKKEY5_KEY(1);
  (void)NV_BACKKEY4_KEY_MASK;
  (void)NV_BACKKEY4_KEY_SHIFT;
  (void)NV_BACKKEY4_KEY(1);
  (void)NV_FPROT3_PROT_MASK;
  (void)NV_FPROT3_PROT_SHIFT;
  (void)NV_FPROT3_PROT(1);
  (void)NV_FPROT2_PROT_MASK;
  (void)NV_FPROT2_PROT_SHIFT;
  (void)NV_FPROT2_PROT(1);
  (void)NV_FPROT1_PROT_MASK;
  (void)NV_FPROT1_PROT_SHIFT;
  (void)NV_FPROT1_PROT(1);
  (void)NV_FPROT0_PROT_MASK;
  (void)NV_FPROT0_PROT_SHIFT;
  (void)NV_FPROT0_PROT(1);
  (void)NV_FSEC_SEC_MASK;
  (void)NV_FSEC_SEC_SHIFT;
  (void)NV_FSEC_SEC(1);
  (void)NV_FSEC_FSLACC_MASK;
  (void)NV_FSEC_FSLACC_SHIFT;
  (void)NV_FSEC_FSLACC(1);
  (void)NV_FSEC_MEEN_MASK;
  (void)NV_FSEC_MEEN_SHIFT;
  (void)NV_FSEC_MEEN(1);
  (void)NV_FSEC_KEYEN_MASK;
  (void)NV_FSEC_KEYEN_SHIFT;
  (void)NV_FSEC_KEYEN(1);
  (void)NV_FOPT_LPBOOT_MASK;
  (void)NV_FOPT_LPBOOT_SHIFT;
  (void)NV_FOPT_NMI_EN_MASK;
  (void)NV_FOPT_NMI_EN_SHIFT;
  (void)NV_FOPT_EXE_MODE_MASK;
  (void)NV_FOPT_EXE_MODE_SHIFT;
  (void)NV_FOPT_CLK_SRC_MASK;
  (void)NV_FOPT_CLK_SRC_SHIFT;
}

void test_OSC(void) {
  (void)OSC_BASE;
  (void)OSC;
  OSC_CR = OSC_CR + 1;
  OSC_CR_REG(OSC) = OSC_CR_REG(OSC) + 1;
  (void)OSC_CR_SC16P_MASK;
  (void)OSC_CR_SC16P_SHIFT;
  OSC_CR |= OSC_CR_SC16P_MASK;
  OSC_CR &= ~(1U << OSC_CR_SC16P_SHIFT);
  (void)OSC_CR_SC8P_MASK;
  (void)OSC_CR_SC8P_SHIFT;
  OSC_CR |= OSC_CR_SC8P_MASK;
  OSC_CR &= ~(1U << OSC_CR_SC8P_SHIFT);
  (void)OSC_CR_SC4P_MASK;
  (void)OSC_CR_SC4P_SHIFT;
  OSC_CR |= OSC_CR_SC4P_MASK;
  OSC_CR &= ~(1U << OSC_CR_SC4P_SHIFT);
  (void)OSC_CR_SC2P_MASK;
  (void)OSC_CR_SC2P_SHIFT;
  OSC_CR |= OSC_CR_SC2P_MASK;
  OSC_CR &= ~(1U << OSC_CR_SC2P_SHIFT);
  (void)OSC_CR_EREFSTEN_MASK;
  (void)OSC_CR_EREFSTEN_SHIFT;
  OSC_CR |= OSC_CR_EREFSTEN_MASK;
  OSC_CR &= ~(1U << OSC_CR_EREFSTEN_SHIFT);
  (void)OSC_CR_ERCLKEN_MASK;
  (void)OSC_CR_ERCLKEN_SHIFT;
  OSC_CR |= OSC_CR_ERCLKEN_MASK;
  OSC_CR &= ~(1U << OSC_CR_ERCLKEN_SHIFT);
}

void test_PIT(void) {
  (void)PIT0_BASE;
  (void)PIT0;
  (void)PIT1_BASE;
  (void)PIT1;
  PIT0_MCR = PIT0_MCR + 1;
  PIT0_LDVAL0 = PIT0_LDVAL0 + 1;
  PIT0_TCTRL0 = PIT0_TCTRL0 + 1;
  PIT0_TFLG0 = PIT0_TFLG0 + 1;
  PIT0_LDVAL1 = PIT0_LDVAL1 + 1;
  PIT0_TCTRL1 = PIT0_TCTRL1 + 1;
  PIT0_TFLG1 = PIT0_TFLG1 + 1;
  PIT1_MCR = PIT1_MCR + 1;
  PIT1_LDVAL0 = PIT1_LDVAL0 + 1;
  PIT1_TCTRL0 = PIT1_TCTRL0 + 1;
  PIT1_TFLG0 = PIT1_TFLG0 + 1;
  PIT1_LDVAL1 = PIT1_LDVAL1 + 1;
  PIT1_TCTRL1 = PIT1_TCTRL1 + 1;
  PIT1_TFLG1 = PIT1_TFLG1 + 1;
  PIT_MCR_REG(PIT0) = PIT_MCR_REG(PIT0) + 1;
  PIT_MCR_REG(PIT1) = PIT_MCR_REG(PIT1) + 1;
  (void)PIT_MCR_FRZ_MASK;
  (void)PIT_MCR_FRZ_SHIFT;
  PIT0_MCR |= PIT_MCR_FRZ_MASK;
  PIT0_MCR &= ~(1U << PIT_MCR_FRZ_SHIFT);
  (void)PIT_MCR_MDIS_MASK;
  (void)PIT_MCR_MDIS_SHIFT;
  PIT0_MCR |= PIT_MCR_MDIS_MASK;
  PIT0_MCR &= ~(1U << PIT_MCR_MDIS_SHIFT);
  PIT_LDVAL_REG(PIT0,0) = PIT_LDVAL_REG(PIT0,0) + 1;
  PIT0_LDVAL(0) = PIT0_LDVAL(0) + 1;
  PIT1_LDVAL(0) = PIT1_LDVAL(0) + 1;
  PIT_LDVAL_REG(PIT1,0) = PIT_LDVAL_REG(PIT1,0) + 1;
  PIT0_LDVAL(0) = PIT0_LDVAL(0) + 1;
  PIT1_LDVAL(0) = PIT1_LDVAL(0) + 1;
  (void)PIT_LDVAL_TSV_MASK;
  (void)PIT_LDVAL_TSV_SHIFT;
  (void)PIT_LDVAL_TSV(1);
  PIT0_LDVAL0 |= PIT_LDVAL_TSV_MASK;
  PIT0_LDVAL0 &= ~(1U << PIT_LDVAL_TSV_SHIFT);
  (void)PIT_CVAL_TVL_MASK;
  (void)PIT_CVAL_TVL_SHIFT;
  (void)PIT_CVAL_TVL(1);
  PIT_TCTRL_REG(PIT0,0) = PIT_TCTRL_REG(PIT0,0) + 1;
  PIT0_TCTRL(0) = PIT0_TCTRL(0) + 1;
  PIT1_TCTRL(0) = PIT1_TCTRL(0) + 1;
  PIT_TCTRL_REG(PIT1,0) = PIT_TCTRL_REG(PIT1,0) + 1;
  PIT0_TCTRL(0) = PIT0_TCTRL(0) + 1;
  PIT1_TCTRL(0) = PIT1_TCTRL(0) + 1;
  (void)PIT_TCTRL_TEN_MASK;
  (void)PIT_TCTRL_TEN_SHIFT;
  PIT1_TCTRL0 |= PIT_TCTRL_TEN_MASK;
  PIT1_TCTRL0 &= ~(1U << PIT_TCTRL_TEN_SHIFT);
  (void)PIT_TCTRL_TIE_MASK;
  (void)PIT_TCTRL_TIE_SHIFT;
  PIT1_TCTRL0 |= PIT_TCTRL_TIE_MASK;
  PIT1_TCTRL0 &= ~(1U << PIT_TCTRL_TIE_SHIFT);
  (void)PIT_TCTRL_CHN_MASK;
  (void)PIT_TCTRL_CHN_SHIFT;
  PIT1_TCTRL0 |= PIT_TCTRL_CHN_MASK;
  PIT1_TCTRL0 &= ~(1U << PIT_TCTRL_CHN_SHIFT);
  PIT_TFLG_REG(PIT0,0) = PIT_TFLG_REG(PIT0,0) + 1;
  PIT0_TFLG(0) = PIT0_TFLG(0) + 1;
  PIT1_TFLG(0) = PIT1_TFLG(0) + 1;
  PIT_TFLG_REG(PIT1,0) = PIT_TFLG_REG(PIT1,0) + 1;
  PIT0_TFLG(0) = PIT0_TFLG(0) + 1;
  PIT1_TFLG(0) = PIT1_TFLG(0) + 1;
  (void)PIT_TFLG_TIF_MASK;
  (void)PIT_TFLG_TIF_SHIFT;
  PIT1_TFLG0 |= PIT_TFLG_TIF_MASK;
  PIT1_TFLG0 &= ~(1U << PIT_TFLG_TIF_SHIFT);
}

void test_PMC(void) {
  (void)PMC_BASE;
  (void)PMC;
  PMC_LVDSC1 = PMC_LVDSC1 + 1;
  PMC_LVDSC2 = PMC_LVDSC2 + 1;
  PMC_REGSC = PMC_REGSC + 1;
  PMC_LVDSC1_REG(PMC) = PMC_LVDSC1_REG(PMC) + 1;
  (void)PMC_LVDSC1_LVDV_MASK;
  (void)PMC_LVDSC1_LVDV_SHIFT;
  (void)PMC_LVDSC1_LVDV(1);
  PMC_LVDSC1 |= PMC_LVDSC1_LVDV_MASK;
  PMC_LVDSC1 &= ~(1U << PMC_LVDSC1_LVDV_SHIFT);
  (void)PMC_LVDSC1_LVDRE_MASK;
  (void)PMC_LVDSC1_LVDRE_SHIFT;
  PMC_LVDSC1 |= PMC_LVDSC1_LVDRE_MASK;
  PMC_LVDSC1 &= ~(1U << PMC_LVDSC1_LVDRE_SHIFT);
  (void)PMC_LVDSC1_LVDIE_MASK;
  (void)PMC_LVDSC1_LVDIE_SHIFT;
  PMC_LVDSC1 |= PMC_LVDSC1_LVDIE_MASK;
  PMC_LVDSC1 &= ~(1U << PMC_LVDSC1_LVDIE_SHIFT);
  (void)PMC_LVDSC1_LVDACK_MASK;
  (void)PMC_LVDSC1_LVDACK_SHIFT;
  PMC_LVDSC1 |= PMC_LVDSC1_LVDACK_MASK;
  PMC_LVDSC1 &= ~(1U << PMC_LVDSC1_LVDACK_SHIFT);
  (void)PMC_LVDSC1_LVDF_MASK;
  (void)PMC_LVDSC1_LVDF_SHIFT;
  PMC_LVDSC1 |= PMC_LVDSC1_LVDF_MASK;
  PMC_LVDSC1 &= ~(1U << PMC_LVDSC1_LVDF_SHIFT);
  PMC_LVDSC2_REG(PMC) = PMC_LVDSC2_REG(PMC) + 1;
  (void)PMC_LVDSC2_LVWV_MASK;
  (void)PMC_LVDSC2_LVWV_SHIFT;
  (void)PMC_LVDSC2_LVWV(1);
  PMC_LVDSC2 |= PMC_LVDSC2_LVWV_MASK;
  PMC_LVDSC2 &= ~(1U << PMC_LVDSC2_LVWV_SHIFT);
  (void)PMC_LVDSC2_LVWIE_MASK;
  (void)PMC_LVDSC2_LVWIE_SHIFT;
  PMC_LVDSC2 |= PMC_LVDSC2_LVWIE_MASK;
  PMC_LVDSC2 &= ~(1U << PMC_LVDSC2_LVWIE_SHIFT);
  (void)PMC_LVDSC2_LVWACK_MASK;
  (void)PMC_LVDSC2_LVWACK_SHIFT;
  PMC_LVDSC2 |= PMC_LVDSC2_LVWACK_MASK;
  PMC_LVDSC2 &= ~(1U << PMC_LVDSC2_LVWACK_SHIFT);
  (void)PMC_LVDSC2_LVWF_MASK;
  (void)PMC_LVDSC2_LVWF_SHIFT;
  PMC_LVDSC2 |= PMC_LVDSC2_LVWF_MASK;
  PMC_LVDSC2 &= ~(1U << PMC_LVDSC2_LVWF_SHIFT);
  PMC_REGSC_REG(PMC) = PMC_REGSC_REG(PMC) + 1;
  (void)PMC_REGSC_BGBE_MASK;
  (void)PMC_REGSC_BGBE_SHIFT;
  PMC_REGSC |= PMC_REGSC_BGBE_MASK;
  PMC_REGSC &= ~(1U << PMC_REGSC_BGBE_SHIFT);
  (void)PMC_REGSC_BGBDS_MASK;
  (void)PMC_REGSC_BGBDS_SHIFT;
  PMC_REGSC |= PMC_REGSC_BGBDS_MASK;
  PMC_REGSC &= ~(1U << PMC_REGSC_BGBDS_SHIFT);
  (void)PMC_REGSC_REGONS_MASK;
  (void)PMC_REGSC_REGONS_SHIFT;
  PMC_REGSC |= PMC_REGSC_REGONS_MASK;
  PMC_REGSC &= ~(1U << PMC_REGSC_REGONS_SHIFT);
  (void)PMC_REGSC_ACKISO_MASK;
  (void)PMC_REGSC_ACKISO_SHIFT;
  PMC_REGSC |= PMC_REGSC_ACKISO_MASK;
  PMC_REGSC &= ~(1U << PMC_REGSC_ACKISO_SHIFT);
  (void)PMC_REGSC_BGEN_MASK;
  (void)PMC_REGSC_BGEN_SHIFT;
  PMC_REGSC |= PMC_REGSC_BGEN_MASK;
  PMC_REGSC &= ~(1U << PMC_REGSC_BGEN_SHIFT);
}

void test_PORT(void) {
  (void)PORTA_BASE;
  (void)PORTA;
  (void)PORTB_BASE;
  (void)PORTB;
  (void)PORTC_BASE;
  (void)PORTC;
  (void)PORTD_BASE;
  (void)PORTD;
  (void)PORTE_BASE;
  (void)PORTE;
  (void)PORTF_BASE;
  (void)PORTF;
  (void)PORTG_BASE;
  (void)PORTG;
  (void)PORTH_BASE;
  (void)PORTH;
  (void)PORTI_BASE;
  (void)PORTI;
  PORTA_PCR0 = PORTA_PCR0 + 1;
  PORTA_PCR1 = PORTA_PCR1 + 1;
  PORTA_PCR2 = PORTA_PCR2 + 1;
  PORTA_PCR3 = PORTA_PCR3 + 1;
  PORTA_PCR4 = PORTA_PCR4 + 1;
  PORTA_PCR5 = PORTA_PCR5 + 1;
  PORTA_PCR6 = PORTA_PCR6 + 1;
  PORTA_PCR7 = PORTA_PCR7 + 1;
  PORTA_GPCLR = PORTA_GPCLR + 1;
  PORTA_GPCHR = PORTA_GPCHR + 1;
  PORTA_ISFR = PORTA_ISFR + 1;
  PORTB_PCR0 = PORTB_PCR0 + 1;
  PORTB_PCR1 = PORTB_PCR1 + 1;
  PORTB_PCR2 = PORTB_PCR2 + 1;
  PORTB_PCR3 = PORTB_PCR3 + 1;
  PORTB_PCR4 = PORTB_PCR4 + 1;
  PORTB_PCR5 = PORTB_PCR5 + 1;
  PORTB_PCR6 = PORTB_PCR6 + 1;
  PORTB_PCR7 = PORTB_PCR7 + 1;
  PORTB_GPCLR = PORTB_GPCLR + 1;
  PORTB_GPCHR = PORTB_GPCHR + 1;
  PORTB_ISFR = PORTB_ISFR + 1;
  PORTC_PCR0 = PORTC_PCR0 + 1;
  PORTC_PCR1 = PORTC_PCR1 + 1;
  PORTC_PCR2 = PORTC_PCR2 + 1;
  PORTC_PCR3 = PORTC_PCR3 + 1;
  PORTC_PCR4 = PORTC_PCR4 + 1;
  PORTC_PCR5 = PORTC_PCR5 + 1;
  PORTC_PCR6 = PORTC_PCR6 + 1;
  PORTC_PCR7 = PORTC_PCR7 + 1;
  PORTC_GPCLR = PORTC_GPCLR + 1;
  PORTC_GPCHR = PORTC_GPCHR + 1;
  PORTC_ISFR = PORTC_ISFR + 1;
  PORTD_PCR0 = PORTD_PCR0 + 1;
  PORTD_PCR1 = PORTD_PCR1 + 1;
  PORTD_PCR2 = PORTD_PCR2 + 1;
  PORTD_PCR3 = PORTD_PCR3 + 1;
  PORTD_PCR4 = PORTD_PCR4 + 1;
  PORTD_PCR5 = PORTD_PCR5 + 1;
  PORTD_PCR6 = PORTD_PCR6 + 1;
  PORTD_PCR7 = PORTD_PCR7 + 1;
  PORTD_GPCLR = PORTD_GPCLR + 1;
  PORTD_GPCHR = PORTD_GPCHR + 1;
  PORTD_ISFR = PORTD_ISFR + 1;
  PORTE_PCR0 = PORTE_PCR0 + 1;
  PORTE_PCR1 = PORTE_PCR1 + 1;
  PORTE_PCR2 = PORTE_PCR2 + 1;
  PORTE_PCR3 = PORTE_PCR3 + 1;
  PORTE_PCR4 = PORTE_PCR4 + 1;
  PORTE_PCR5 = PORTE_PCR5 + 1;
  PORTE_PCR6 = PORTE_PCR6 + 1;
  PORTE_PCR7 = PORTE_PCR7 + 1;
  PORTE_GPCLR = PORTE_GPCLR + 1;
  PORTE_GPCHR = PORTE_GPCHR + 1;
  PORTE_ISFR = PORTE_ISFR + 1;
  PORTE_DFER = PORTE_DFER + 1;
  PORTE_DFCR = PORTE_DFCR + 1;
  PORTE_DFWR = PORTE_DFWR + 1;
  PORTF_PCR0 = PORTF_PCR0 + 1;
  PORTF_PCR1 = PORTF_PCR1 + 1;
  PORTF_PCR2 = PORTF_PCR2 + 1;
  PORTF_PCR3 = PORTF_PCR3 + 1;
  PORTF_PCR4 = PORTF_PCR4 + 1;
  PORTF_PCR5 = PORTF_PCR5 + 1;
  PORTF_PCR6 = PORTF_PCR6 + 1;
  PORTF_PCR7 = PORTF_PCR7 + 1;
  PORTF_GPCLR = PORTF_GPCLR + 1;
  PORTF_GPCHR = PORTF_GPCHR + 1;
  PORTF_ISFR = PORTF_ISFR + 1;
  PORTG_PCR0 = PORTG_PCR0 + 1;
  PORTG_PCR1 = PORTG_PCR1 + 1;
  PORTG_PCR2 = PORTG_PCR2 + 1;
  PORTG_PCR3 = PORTG_PCR3 + 1;
  PORTG_PCR4 = PORTG_PCR4 + 1;
  PORTG_PCR5 = PORTG_PCR5 + 1;
  PORTG_PCR6 = PORTG_PCR6 + 1;
  PORTG_PCR7 = PORTG_PCR7 + 1;
  PORTG_GPCLR = PORTG_GPCLR + 1;
  PORTG_GPCHR = PORTG_GPCHR + 1;
  PORTG_ISFR = PORTG_ISFR + 1;
  PORTH_PCR0 = PORTH_PCR0 + 1;
  PORTH_PCR1 = PORTH_PCR1 + 1;
  PORTH_PCR2 = PORTH_PCR2 + 1;
  PORTH_PCR3 = PORTH_PCR3 + 1;
  PORTH_PCR4 = PORTH_PCR4 + 1;
  PORTH_PCR5 = PORTH_PCR5 + 1;
  PORTH_PCR6 = PORTH_PCR6 + 1;
  PORTH_PCR7 = PORTH_PCR7 + 1;
  PORTH_GPCLR = PORTH_GPCLR + 1;
  PORTH_GPCHR = PORTH_GPCHR + 1;
  PORTH_ISFR = PORTH_ISFR + 1;
  PORTI_PCR0 = PORTI_PCR0 + 1;
  PORTI_PCR1 = PORTI_PCR1 + 1;
  PORTI_PCR2 = PORTI_PCR2 + 1;
  PORTI_PCR3 = PORTI_PCR3 + 1;
  PORTI_PCR4 = PORTI_PCR4 + 1;
  PORTI_PCR5 = PORTI_PCR5 + 1;
  PORTI_PCR6 = PORTI_PCR6 + 1;
  PORTI_PCR7 = PORTI_PCR7 + 1;
  PORTI_GPCLR = PORTI_GPCLR + 1;
  PORTI_GPCHR = PORTI_GPCHR + 1;
  PORTI_ISFR = PORTI_ISFR + 1;
  PORT_PCR_REG(PORTA,0) = PORT_PCR_REG(PORTA,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTB,0) = PORT_PCR_REG(PORTB,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTC,0) = PORT_PCR_REG(PORTC,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTD,0) = PORT_PCR_REG(PORTD,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTE,0) = PORT_PCR_REG(PORTE,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTF,0) = PORT_PCR_REG(PORTF,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTG,0) = PORT_PCR_REG(PORTG,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTH,0) = PORT_PCR_REG(PORTH,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  PORT_PCR_REG(PORTI,0) = PORT_PCR_REG(PORTI,0) + 1;
  PORTA_PCR(0) = PORTA_PCR(0) + 1;
  PORTB_PCR(0) = PORTB_PCR(0) + 1;
  PORTC_PCR(0) = PORTC_PCR(0) + 1;
  PORTD_PCR(0) = PORTD_PCR(0) + 1;
  PORTE_PCR(0) = PORTE_PCR(0) + 1;
  PORTF_PCR(0) = PORTF_PCR(0) + 1;
  PORTG_PCR(0) = PORTG_PCR(0) + 1;
  PORTH_PCR(0) = PORTH_PCR(0) + 1;
  PORTI_PCR(0) = PORTI_PCR(0) + 1;
  (void)PORT_PCR_PS_MASK;
  (void)PORT_PCR_PS_SHIFT;
  PORTA_PCR0 |= PORT_PCR_PS_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_PS_SHIFT);
  (void)PORT_PCR_PE_MASK;
  (void)PORT_PCR_PE_SHIFT;
  PORTA_PCR0 |= PORT_PCR_PE_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_PE_SHIFT);
  (void)PORT_PCR_SRE_MASK;
  (void)PORT_PCR_SRE_SHIFT;
  PORTA_PCR0 |= PORT_PCR_SRE_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_SRE_SHIFT);
  (void)PORT_PCR_MUX_MASK;
  (void)PORT_PCR_MUX_SHIFT;
  (void)PORT_PCR_MUX(1);
  PORTA_PCR0 |= PORT_PCR_MUX_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_MUX_SHIFT);
  (void)PORT_PCR_LK_MASK;
  (void)PORT_PCR_LK_SHIFT;
  PORTA_PCR0 |= PORT_PCR_LK_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_LK_SHIFT);
  (void)PORT_PCR_IRQC_MASK;
  (void)PORT_PCR_IRQC_SHIFT;
  (void)PORT_PCR_IRQC(1);
  PORTA_PCR0 |= PORT_PCR_IRQC_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_IRQC_SHIFT);
  (void)PORT_PCR_ISF_MASK;
  (void)PORT_PCR_ISF_SHIFT;
  PORTA_PCR0 |= PORT_PCR_ISF_MASK;
  PORTA_PCR0 &= ~(1U << PORT_PCR_ISF_SHIFT);
  PORT_GPCLR_REG(PORTA) = PORT_GPCLR_REG(PORTA) + 1;
  PORT_GPCLR_REG(PORTB) = PORT_GPCLR_REG(PORTB) + 1;
  PORT_GPCLR_REG(PORTC) = PORT_GPCLR_REG(PORTC) + 1;
  PORT_GPCLR_REG(PORTD) = PORT_GPCLR_REG(PORTD) + 1;
  PORT_GPCLR_REG(PORTE) = PORT_GPCLR_REG(PORTE) + 1;
  PORT_GPCLR_REG(PORTF) = PORT_GPCLR_REG(PORTF) + 1;
  PORT_GPCLR_REG(PORTG) = PORT_GPCLR_REG(PORTG) + 1;
  PORT_GPCLR_REG(PORTH) = PORT_GPCLR_REG(PORTH) + 1;
  PORT_GPCLR_REG(PORTI) = PORT_GPCLR_REG(PORTI) + 1;
  (void)PORT_GPCLR_GPWD_MASK;
  (void)PORT_GPCLR_GPWD_SHIFT;
  (void)PORT_GPCLR_GPWD(1);
  PORTA_GPCLR |= PORT_GPCLR_GPWD_MASK;
  PORTA_GPCLR &= ~(1U << PORT_GPCLR_GPWD_SHIFT);
  (void)PORT_GPCLR_GPWE_MASK;
  (void)PORT_GPCLR_GPWE_SHIFT;
  (void)PORT_GPCLR_GPWE(1);
  PORTA_GPCLR |= PORT_GPCLR_GPWE_MASK;
  PORTA_GPCLR &= ~(1U << PORT_GPCLR_GPWE_SHIFT);
  PORT_GPCHR_REG(PORTA) = PORT_GPCHR_REG(PORTA) + 1;
  PORT_GPCHR_REG(PORTB) = PORT_GPCHR_REG(PORTB) + 1;
  PORT_GPCHR_REG(PORTC) = PORT_GPCHR_REG(PORTC) + 1;
  PORT_GPCHR_REG(PORTD) = PORT_GPCHR_REG(PORTD) + 1;
  PORT_GPCHR_REG(PORTE) = PORT_GPCHR_REG(PORTE) + 1;
  PORT_GPCHR_REG(PORTF) = PORT_GPCHR_REG(PORTF) + 1;
  PORT_GPCHR_REG(PORTG) = PORT_GPCHR_REG(PORTG) + 1;
  PORT_GPCHR_REG(PORTH) = PORT_GPCHR_REG(PORTH) + 1;
  PORT_GPCHR_REG(PORTI) = PORT_GPCHR_REG(PORTI) + 1;
  (void)PORT_GPCHR_GPWD_MASK;
  (void)PORT_GPCHR_GPWD_SHIFT;
  (void)PORT_GPCHR_GPWD(1);
  PORTA_GPCHR |= PORT_GPCHR_GPWD_MASK;
  PORTA_GPCHR &= ~(1U << PORT_GPCHR_GPWD_SHIFT);
  (void)PORT_GPCHR_GPWE_MASK;
  (void)PORT_GPCHR_GPWE_SHIFT;
  (void)PORT_GPCHR_GPWE(1);
  PORTA_GPCHR |= PORT_GPCHR_GPWE_MASK;
  PORTA_GPCHR &= ~(1U << PORT_GPCHR_GPWE_SHIFT);
  PORT_ISFR_REG(PORTA) = PORT_ISFR_REG(PORTA) + 1;
  PORT_ISFR_REG(PORTB) = PORT_ISFR_REG(PORTB) + 1;
  PORT_ISFR_REG(PORTC) = PORT_ISFR_REG(PORTC) + 1;
  PORT_ISFR_REG(PORTD) = PORT_ISFR_REG(PORTD) + 1;
  PORT_ISFR_REG(PORTE) = PORT_ISFR_REG(PORTE) + 1;
  PORT_ISFR_REG(PORTF) = PORT_ISFR_REG(PORTF) + 1;
  PORT_ISFR_REG(PORTG) = PORT_ISFR_REG(PORTG) + 1;
  PORT_ISFR_REG(PORTH) = PORT_ISFR_REG(PORTH) + 1;
  PORT_ISFR_REG(PORTI) = PORT_ISFR_REG(PORTI) + 1;
  (void)PORT_ISFR_ISF_MASK;
  (void)PORT_ISFR_ISF_SHIFT;
  (void)PORT_ISFR_ISF(1);
  PORTA_ISFR |= PORT_ISFR_ISF_MASK;
  PORTA_ISFR &= ~(1U << PORT_ISFR_ISF_SHIFT);
  PORT_DFER_REG(PORTE) = PORT_DFER_REG(PORTE) + 1;
  (void)PORT_DFER_DFE_MASK;
  (void)PORT_DFER_DFE_SHIFT;
  (void)PORT_DFER_DFE(1);
  PORTE_DFER |= PORT_DFER_DFE_MASK;
  PORTE_DFER &= ~(1U << PORT_DFER_DFE_SHIFT);
  PORT_DFCR_REG(PORTE) = PORT_DFCR_REG(PORTE) + 1;
  (void)PORT_DFCR_CS_MASK;
  (void)PORT_DFCR_CS_SHIFT;
  PORTE_DFCR |= PORT_DFCR_CS_MASK;
  PORTE_DFCR &= ~(1U << PORT_DFCR_CS_SHIFT);
  PORT_DFWR_REG(PORTE) = PORT_DFWR_REG(PORTE) + 1;
  (void)PORT_DFWR_FILT_MASK;
  (void)PORT_DFWR_FILT_SHIFT;
  (void)PORT_DFWR_FILT(1);
  PORTE_DFWR |= PORT_DFWR_FILT_MASK;
  PORTE_DFWR &= ~(1U << PORT_DFWR_FILT_SHIFT);
}

void test_RCM(void) {
  (void)RCM_BASE;
  (void)RCM;
  RCM_RPFC = RCM_RPFC + 1;
  RCM_RPFW = RCM_RPFW + 1;
  (void)RCM_SRS0_WAKEUP_MASK;
  (void)RCM_SRS0_WAKEUP_SHIFT;
  (void)RCM_SRS0_LVD_MASK;
  (void)RCM_SRS0_LVD_SHIFT;
  (void)RCM_SRS0_LOC_MASK;
  (void)RCM_SRS0_LOC_SHIFT;
  (void)RCM_SRS0_LOL_MASK;
  (void)RCM_SRS0_LOL_SHIFT;
  (void)RCM_SRS0_WDOG_MASK;
  (void)RCM_SRS0_WDOG_SHIFT;
  (void)RCM_SRS0_PIN_MASK;
  (void)RCM_SRS0_PIN_SHIFT;
  (void)RCM_SRS0_POR_MASK;
  (void)RCM_SRS0_POR_SHIFT;
  (void)RCM_SRS1_LOCKUP_MASK;
  (void)RCM_SRS1_LOCKUP_SHIFT;
  (void)RCM_SRS1_SW_MASK;
  (void)RCM_SRS1_SW_SHIFT;
  (void)RCM_SRS1_MDM_AP_MASK;
  (void)RCM_SRS1_MDM_AP_SHIFT;
  (void)RCM_SRS1_SACKERR_MASK;
  (void)RCM_SRS1_SACKERR_SHIFT;
  RCM_RPFC_REG(RCM) = RCM_RPFC_REG(RCM) + 1;
  (void)RCM_RPFC_RSTFLTSRW_MASK;
  (void)RCM_RPFC_RSTFLTSRW_SHIFT;
  (void)RCM_RPFC_RSTFLTSRW(1);
  RCM_RPFC |= RCM_RPFC_RSTFLTSRW_MASK;
  RCM_RPFC &= ~(1U << RCM_RPFC_RSTFLTSRW_SHIFT);
  (void)RCM_RPFC_RSTFLTSS_MASK;
  (void)RCM_RPFC_RSTFLTSS_SHIFT;
  RCM_RPFC |= RCM_RPFC_RSTFLTSS_MASK;
  RCM_RPFC &= ~(1U << RCM_RPFC_RSTFLTSS_SHIFT);
  RCM_RPFW_REG(RCM) = RCM_RPFW_REG(RCM) + 1;
  (void)RCM_RPFW_RSTFLTSEL_MASK;
  (void)RCM_RPFW_RSTFLTSEL_SHIFT;
  (void)RCM_RPFW_RSTFLTSEL(1);
  RCM_RPFW |= RCM_RPFW_RSTFLTSEL_MASK;
  RCM_RPFW &= ~(1U << RCM_RPFW_RSTFLTSEL_SHIFT);
}

void test_RNG(void) {
  (void)RNG_BASE;
  (void)RNG;
  RNG_CR = RNG_CR + 1;
  RNG_ER = RNG_ER + 1;
  RNG_CR_REG(RNG) = RNG_CR_REG(RNG) + 1;
  (void)RNG_CR_GO_MASK;
  (void)RNG_CR_GO_SHIFT;
  RNG_CR |= RNG_CR_GO_MASK;
  RNG_CR &= ~(1U << RNG_CR_GO_SHIFT);
  (void)RNG_CR_HA_MASK;
  (void)RNG_CR_HA_SHIFT;
  RNG_CR |= RNG_CR_HA_MASK;
  RNG_CR &= ~(1U << RNG_CR_HA_SHIFT);
  (void)RNG_CR_INTM_MASK;
  (void)RNG_CR_INTM_SHIFT;
  RNG_CR |= RNG_CR_INTM_MASK;
  RNG_CR &= ~(1U << RNG_CR_INTM_SHIFT);
  (void)RNG_CR_CLRI_MASK;
  (void)RNG_CR_CLRI_SHIFT;
  RNG_CR |= RNG_CR_CLRI_MASK;
  RNG_CR &= ~(1U << RNG_CR_CLRI_SHIFT);
  (void)RNG_CR_SLP_MASK;
  (void)RNG_CR_SLP_SHIFT;
  RNG_CR |= RNG_CR_SLP_MASK;
  RNG_CR &= ~(1U << RNG_CR_SLP_SHIFT);
  (void)RNG_SR_SECV_MASK;
  (void)RNG_SR_SECV_SHIFT;
  (void)RNG_SR_LRS_MASK;
  (void)RNG_SR_LRS_SHIFT;
  (void)RNG_SR_ORU_MASK;
  (void)RNG_SR_ORU_SHIFT;
  (void)RNG_SR_ERRI_MASK;
  (void)RNG_SR_ERRI_SHIFT;
  (void)RNG_SR_SLP_MASK;
  (void)RNG_SR_SLP_SHIFT;
  (void)RNG_SR_OREG_LVL_MASK;
  (void)RNG_SR_OREG_LVL_SHIFT;
  (void)RNG_SR_OREG_LVL(1);
  (void)RNG_SR_OREG_SIZE_MASK;
  (void)RNG_SR_OREG_SIZE_SHIFT;
  (void)RNG_SR_OREG_SIZE(1);
  RNG_ER_REG(RNG) = RNG_ER_REG(RNG) + 1;
  (void)RNG_ER_EXT_ENT_MASK;
  (void)RNG_ER_EXT_ENT_SHIFT;
  (void)RNG_ER_EXT_ENT(1);
  RNG_ER |= RNG_ER_EXT_ENT_MASK;
  RNG_ER &= ~(1U << RNG_ER_EXT_ENT_SHIFT);
  (void)RNG_OR_RANDOUT_MASK;
  (void)RNG_OR_RANDOUT_SHIFT;
  (void)RNG_OR_RANDOUT(1);
}

void test_ROM(void) {
  (void)ROM_BASE;
  (void)ROM;
  (void)ROM_ENTRY_ENTRY_MASK;
  (void)ROM_ENTRY_ENTRY_SHIFT;
  (void)ROM_ENTRY_ENTRY(1);
  (void)ROM_TABLEMARK_MARK_MASK;
  (void)ROM_TABLEMARK_MARK_SHIFT;
  (void)ROM_TABLEMARK_MARK(1);
  (void)ROM_SYSACCESS_SYSACCESS_MASK;
  (void)ROM_SYSACCESS_SYSACCESS_SHIFT;
  (void)ROM_SYSACCESS_SYSACCESS(1);
  (void)ROM_PERIPHID4_PERIPHID_MASK;
  (void)ROM_PERIPHID4_PERIPHID_SHIFT;
  (void)ROM_PERIPHID4_PERIPHID(1);
  (void)ROM_PERIPHID5_PERIPHID_MASK;
  (void)ROM_PERIPHID5_PERIPHID_SHIFT;
  (void)ROM_PERIPHID5_PERIPHID(1);
  (void)ROM_PERIPHID6_PERIPHID_MASK;
  (void)ROM_PERIPHID6_PERIPHID_SHIFT;
  (void)ROM_PERIPHID6_PERIPHID(1);
  (void)ROM_PERIPHID7_PERIPHID_MASK;
  (void)ROM_PERIPHID7_PERIPHID_SHIFT;
  (void)ROM_PERIPHID7_PERIPHID(1);
  (void)ROM_PERIPHID0_PERIPHID_MASK;
  (void)ROM_PERIPHID0_PERIPHID_SHIFT;
  (void)ROM_PERIPHID0_PERIPHID(1);
  (void)ROM_PERIPHID1_PERIPHID_MASK;
  (void)ROM_PERIPHID1_PERIPHID_SHIFT;
  (void)ROM_PERIPHID1_PERIPHID(1);
  (void)ROM_PERIPHID2_PERIPHID_MASK;
  (void)ROM_PERIPHID2_PERIPHID_SHIFT;
  (void)ROM_PERIPHID2_PERIPHID(1);
  (void)ROM_PERIPHID3_PERIPHID_MASK;
  (void)ROM_PERIPHID3_PERIPHID_SHIFT;
  (void)ROM_PERIPHID3_PERIPHID(1);
  (void)ROM_COMPID_COMPID_MASK;
  (void)ROM_COMPID_COMPID_SHIFT;
  (void)ROM_COMPID_COMPID(1);
}

void test_RTC(void) {
  (void)RTC_BASE;
  (void)RTC;
  RTC_YEARMON = RTC_YEARMON + 1;
  RTC_DAYS = RTC_DAYS + 1;
  RTC_HOURMIN = RTC_HOURMIN + 1;
  RTC_SECONDS = RTC_SECONDS + 1;
  RTC_ALM_YEARMON = RTC_ALM_YEARMON + 1;
  RTC_ALM_DAYS = RTC_ALM_DAYS + 1;
  RTC_ALM_HOURMIN = RTC_ALM_HOURMIN + 1;
  RTC_ALM_SECONDS = RTC_ALM_SECONDS + 1;
  RTC_CTRL = RTC_CTRL + 1;
  RTC_STATUS = RTC_STATUS + 1;
  RTC_ISR = RTC_ISR + 1;
  RTC_IER = RTC_IER + 1;
  RTC_GP_DATA_REG = RTC_GP_DATA_REG + 1;
  RTC_DST_HOUR = RTC_DST_HOUR + 1;
  RTC_DST_MONTH = RTC_DST_MONTH + 1;
  RTC_DST_DAY = RTC_DST_DAY + 1;
  RTC_COMPEN = RTC_COMPEN + 1;
  RTC_TAMPER_DIRECTION = RTC_TAMPER_DIRECTION + 1;
  RTC_TAMPER_QSCR = RTC_TAMPER_QSCR + 1;
  RTC_TAMPER_SCR = RTC_TAMPER_SCR + 1;
  RTC_FILTER01_CFG = RTC_FILTER01_CFG + 1;
  RTC_FILTER2_CFG = RTC_FILTER2_CFG + 1;
  RTC_CTRL2 = RTC_CTRL2 + 1;
  RTC_YEARMON_REG(RTC) = RTC_YEARMON_REG(RTC) + 1;
  (void)RTC_YEARMON_MON_CNT_MASK;
  (void)RTC_YEARMON_MON_CNT_SHIFT;
  (void)RTC_YEARMON_MON_CNT(1);
  RTC_YEARMON |= RTC_YEARMON_MON_CNT_MASK;
  RTC_YEARMON &= ~(1U << RTC_YEARMON_MON_CNT_SHIFT);
  (void)RTC_YEARMON_YROFST_MASK;
  (void)RTC_YEARMON_YROFST_SHIFT;
  (void)RTC_YEARMON_YROFST(1);
  RTC_YEARMON |= RTC_YEARMON_YROFST_MASK;
  RTC_YEARMON &= ~(1U << RTC_YEARMON_YROFST_SHIFT);
  RTC_DAYS_REG(RTC) = RTC_DAYS_REG(RTC) + 1;
  (void)RTC_DAYS_DAY_CNT_MASK;
  (void)RTC_DAYS_DAY_CNT_SHIFT;
  (void)RTC_DAYS_DAY_CNT(1);
  RTC_DAYS |= RTC_DAYS_DAY_CNT_MASK;
  RTC_DAYS &= ~(1U << RTC_DAYS_DAY_CNT_SHIFT);
  (void)RTC_DAYS_DOW_MASK;
  (void)RTC_DAYS_DOW_SHIFT;
  (void)RTC_DAYS_DOW(1);
  RTC_DAYS |= RTC_DAYS_DOW_MASK;
  RTC_DAYS &= ~(1U << RTC_DAYS_DOW_SHIFT);
  RTC_HOURMIN_REG(RTC) = RTC_HOURMIN_REG(RTC) + 1;
  (void)RTC_HOURMIN_MIN_CNT_MASK;
  (void)RTC_HOURMIN_MIN_CNT_SHIFT;
  (void)RTC_HOURMIN_MIN_CNT(1);
  RTC_HOURMIN |= RTC_HOURMIN_MIN_CNT_MASK;
  RTC_HOURMIN &= ~(1U << RTC_HOURMIN_MIN_CNT_SHIFT);
  (void)RTC_HOURMIN_HOUR_CNT_MASK;
  (void)RTC_HOURMIN_HOUR_CNT_SHIFT;
  (void)RTC_HOURMIN_HOUR_CNT(1);
  RTC_HOURMIN |= RTC_HOURMIN_HOUR_CNT_MASK;
  RTC_HOURMIN &= ~(1U << RTC_HOURMIN_HOUR_CNT_SHIFT);
  RTC_SECONDS_REG(RTC) = RTC_SECONDS_REG(RTC) + 1;
  (void)RTC_SECONDS_SEC_CNT_MASK;
  (void)RTC_SECONDS_SEC_CNT_SHIFT;
  (void)RTC_SECONDS_SEC_CNT(1);
  RTC_SECONDS |= RTC_SECONDS_SEC_CNT_MASK;
  RTC_SECONDS &= ~(1U << RTC_SECONDS_SEC_CNT_SHIFT);
  RTC_ALM_YEARMON_REG(RTC) = RTC_ALM_YEARMON_REG(RTC) + 1;
  (void)RTC_ALM_YEARMON_ALM_MON_MASK;
  (void)RTC_ALM_YEARMON_ALM_MON_SHIFT;
  (void)RTC_ALM_YEARMON_ALM_MON(1);
  RTC_ALM_YEARMON |= RTC_ALM_YEARMON_ALM_MON_MASK;
  RTC_ALM_YEARMON &= ~(1U << RTC_ALM_YEARMON_ALM_MON_SHIFT);
  (void)RTC_ALM_YEARMON_ALM_YEAR_MASK;
  (void)RTC_ALM_YEARMON_ALM_YEAR_SHIFT;
  (void)RTC_ALM_YEARMON_ALM_YEAR(1);
  RTC_ALM_YEARMON |= RTC_ALM_YEARMON_ALM_YEAR_MASK;
  RTC_ALM_YEARMON &= ~(1U << RTC_ALM_YEARMON_ALM_YEAR_SHIFT);
  RTC_ALM_DAYS_REG(RTC) = RTC_ALM_DAYS_REG(RTC) + 1;
  (void)RTC_ALM_DAYS_ALM_DAY_MASK;
  (void)RTC_ALM_DAYS_ALM_DAY_SHIFT;
  (void)RTC_ALM_DAYS_ALM_DAY(1);
  RTC_ALM_DAYS |= RTC_ALM_DAYS_ALM_DAY_MASK;
  RTC_ALM_DAYS &= ~(1U << RTC_ALM_DAYS_ALM_DAY_SHIFT);
  RTC_ALM_HOURMIN_REG(RTC) = RTC_ALM_HOURMIN_REG(RTC) + 1;
  (void)RTC_ALM_HOURMIN_ALM_MIN_MASK;
  (void)RTC_ALM_HOURMIN_ALM_MIN_SHIFT;
  (void)RTC_ALM_HOURMIN_ALM_MIN(1);
  RTC_ALM_HOURMIN |= RTC_ALM_HOURMIN_ALM_MIN_MASK;
  RTC_ALM_HOURMIN &= ~(1U << RTC_ALM_HOURMIN_ALM_MIN_SHIFT);
  (void)RTC_ALM_HOURMIN_ALM_HOUR_MASK;
  (void)RTC_ALM_HOURMIN_ALM_HOUR_SHIFT;
  (void)RTC_ALM_HOURMIN_ALM_HOUR(1);
  RTC_ALM_HOURMIN |= RTC_ALM_HOURMIN_ALM_HOUR_MASK;
  RTC_ALM_HOURMIN &= ~(1U << RTC_ALM_HOURMIN_ALM_HOUR_SHIFT);
  RTC_ALM_SECONDS_REG(RTC) = RTC_ALM_SECONDS_REG(RTC) + 1;
  (void)RTC_ALM_SECONDS_ALM_SEC_MASK;
  (void)RTC_ALM_SECONDS_ALM_SEC_SHIFT;
  (void)RTC_ALM_SECONDS_ALM_SEC(1);
  RTC_ALM_SECONDS |= RTC_ALM_SECONDS_ALM_SEC_MASK;
  RTC_ALM_SECONDS &= ~(1U << RTC_ALM_SECONDS_ALM_SEC_SHIFT);
  (void)RTC_ALM_SECONDS_DEC_SEC_MASK;
  (void)RTC_ALM_SECONDS_DEC_SEC_SHIFT;
  RTC_ALM_SECONDS |= RTC_ALM_SECONDS_DEC_SEC_MASK;
  RTC_ALM_SECONDS &= ~(1U << RTC_ALM_SECONDS_DEC_SEC_SHIFT);
  (void)RTC_ALM_SECONDS_INC_SEC_MASK;
  (void)RTC_ALM_SECONDS_INC_SEC_SHIFT;
  RTC_ALM_SECONDS |= RTC_ALM_SECONDS_INC_SEC_MASK;
  RTC_ALM_SECONDS &= ~(1U << RTC_ALM_SECONDS_INC_SEC_SHIFT);
  RTC_CTRL_REG(RTC) = RTC_CTRL_REG(RTC) + 1;
  (void)RTC_CTRL_FINEEN_MASK;
  (void)RTC_CTRL_FINEEN_SHIFT;
  RTC_CTRL |= RTC_CTRL_FINEEN_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_FINEEN_SHIFT);
  (void)RTC_CTRL_COMP_EN_MASK;
  (void)RTC_CTRL_COMP_EN_SHIFT;
  RTC_CTRL |= RTC_CTRL_COMP_EN_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_COMP_EN_SHIFT);
  (void)RTC_CTRL_ALM_MATCH_MASK;
  (void)RTC_CTRL_ALM_MATCH_SHIFT;
  (void)RTC_CTRL_ALM_MATCH(1);
  RTC_CTRL |= RTC_CTRL_ALM_MATCH_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_ALM_MATCH_SHIFT);
  (void)RTC_CTRL_TIMER_STB_MASK_MASK;
  (void)RTC_CTRL_TIMER_STB_MASK_SHIFT;
  RTC_CTRL |= RTC_CTRL_TIMER_STB_MASK_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_TIMER_STB_MASK_SHIFT);
  (void)RTC_CTRL_DST_EN_MASK;
  (void)RTC_CTRL_DST_EN_SHIFT;
  RTC_CTRL |= RTC_CTRL_DST_EN_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_DST_EN_SHIFT);
  (void)RTC_CTRL_SWR_MASK;
  (void)RTC_CTRL_SWR_SHIFT;
  RTC_CTRL |= RTC_CTRL_SWR_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_SWR_SHIFT);
  (void)RTC_CTRL_CLKOUT_MASK;
  (void)RTC_CTRL_CLKOUT_SHIFT;
  (void)RTC_CTRL_CLKOUT(1);
  RTC_CTRL |= RTC_CTRL_CLKOUT_MASK;
  RTC_CTRL &= ~(1U << RTC_CTRL_CLKOUT_SHIFT);
  RTC_STATUS_REG(RTC) = RTC_STATUS_REG(RTC) + 1;
  (void)RTC_STATUS_INVAL_BIT_MASK;
  (void)RTC_STATUS_INVAL_BIT_SHIFT;
  RTC_STATUS |= RTC_STATUS_INVAL_BIT_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_INVAL_BIT_SHIFT);
  (void)RTC_STATUS_WRITE_PROT_EN_MASK;
  (void)RTC_STATUS_WRITE_PROT_EN_SHIFT;
  RTC_STATUS |= RTC_STATUS_WRITE_PROT_EN_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_WRITE_PROT_EN_SHIFT);
  (void)RTC_STATUS_CPU_LOW_VOLT_MASK;
  (void)RTC_STATUS_CPU_LOW_VOLT_SHIFT;
  RTC_STATUS |= RTC_STATUS_CPU_LOW_VOLT_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_CPU_LOW_VOLT_SHIFT);
  (void)RTC_STATUS_RST_SRC_MASK;
  (void)RTC_STATUS_RST_SRC_SHIFT;
  RTC_STATUS |= RTC_STATUS_RST_SRC_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_RST_SRC_SHIFT);
  (void)RTC_STATUS_CMP_INT_MASK;
  (void)RTC_STATUS_CMP_INT_SHIFT;
  RTC_STATUS |= RTC_STATUS_CMP_INT_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_CMP_INT_SHIFT);
  (void)RTC_STATUS_WE_MASK;
  (void)RTC_STATUS_WE_SHIFT;
  (void)RTC_STATUS_WE(1);
  RTC_STATUS |= RTC_STATUS_WE_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_WE_SHIFT);
  (void)RTC_STATUS_BUS_ERR_MASK;
  (void)RTC_STATUS_BUS_ERR_SHIFT;
  RTC_STATUS |= RTC_STATUS_BUS_ERR_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_BUS_ERR_SHIFT);
  (void)RTC_STATUS_CMP_DONE_MASK;
  (void)RTC_STATUS_CMP_DONE_SHIFT;
  RTC_STATUS |= RTC_STATUS_CMP_DONE_MASK;
  RTC_STATUS &= ~(1U << RTC_STATUS_CMP_DONE_SHIFT);
  RTC_ISR_REG(RTC) = RTC_ISR_REG(RTC) + 1;
  (void)RTC_ISR_TAMPER_IS_MASK;
  (void)RTC_ISR_TAMPER_IS_SHIFT;
  RTC_ISR |= RTC_ISR_TAMPER_IS_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_TAMPER_IS_SHIFT);
  (void)RTC_ISR_ALM_IS_MASK;
  (void)RTC_ISR_ALM_IS_SHIFT;
  RTC_ISR |= RTC_ISR_ALM_IS_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_ALM_IS_SHIFT);
  (void)RTC_ISR_DAY_IS_MASK;
  (void)RTC_ISR_DAY_IS_SHIFT;
  RTC_ISR |= RTC_ISR_DAY_IS_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_DAY_IS_SHIFT);
  (void)RTC_ISR_HOUR_IS_MASK;
  (void)RTC_ISR_HOUR_IS_SHIFT;
  RTC_ISR |= RTC_ISR_HOUR_IS_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_HOUR_IS_SHIFT);
  (void)RTC_ISR_MIN_IS_MASK;
  (void)RTC_ISR_MIN_IS_SHIFT;
  RTC_ISR |= RTC_ISR_MIN_IS_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_MIN_IS_SHIFT);
  (void)RTC_ISR_IS_1HZ_MASK;
  (void)RTC_ISR_IS_1HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_1HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_1HZ_SHIFT);
  (void)RTC_ISR_IS_2HZ_MASK;
  (void)RTC_ISR_IS_2HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_2HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_2HZ_SHIFT);
  (void)RTC_ISR_IS_4HZ_MASK;
  (void)RTC_ISR_IS_4HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_4HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_4HZ_SHIFT);
  (void)RTC_ISR_IS_8HZ_MASK;
  (void)RTC_ISR_IS_8HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_8HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_8HZ_SHIFT);
  (void)RTC_ISR_IS_16HZ_MASK;
  (void)RTC_ISR_IS_16HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_16HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_16HZ_SHIFT);
  (void)RTC_ISR_IS_32HZ_MASK;
  (void)RTC_ISR_IS_32HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_32HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_32HZ_SHIFT);
  (void)RTC_ISR_IS_64HZ_MASK;
  (void)RTC_ISR_IS_64HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_64HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_64HZ_SHIFT);
  (void)RTC_ISR_IS_128HZ_MASK;
  (void)RTC_ISR_IS_128HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_128HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_128HZ_SHIFT);
  (void)RTC_ISR_IS_256HZ_MASK;
  (void)RTC_ISR_IS_256HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_256HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_256HZ_SHIFT);
  (void)RTC_ISR_IS_512HZ_MASK;
  (void)RTC_ISR_IS_512HZ_SHIFT;
  RTC_ISR |= RTC_ISR_IS_512HZ_MASK;
  RTC_ISR &= ~(1U << RTC_ISR_IS_512HZ_SHIFT);
  RTC_IER_REG(RTC) = RTC_IER_REG(RTC) + 1;
  (void)RTC_IER_TAMPER_IE_MASK;
  (void)RTC_IER_TAMPER_IE_SHIFT;
  RTC_IER |= RTC_IER_TAMPER_IE_MASK;
  RTC_IER &= ~(1U << RTC_IER_TAMPER_IE_SHIFT);
  (void)RTC_IER_ALM_IE_MASK;
  (void)RTC_IER_ALM_IE_SHIFT;
  RTC_IER |= RTC_IER_ALM_IE_MASK;
  RTC_IER &= ~(1U << RTC_IER_ALM_IE_SHIFT);
  (void)RTC_IER_DAY_IE_MASK;
  (void)RTC_IER_DAY_IE_SHIFT;
  RTC_IER |= RTC_IER_DAY_IE_MASK;
  RTC_IER &= ~(1U << RTC_IER_DAY_IE_SHIFT);
  (void)RTC_IER_HOUR_IE_MASK;
  (void)RTC_IER_HOUR_IE_SHIFT;
  RTC_IER |= RTC_IER_HOUR_IE_MASK;
  RTC_IER &= ~(1U << RTC_IER_HOUR_IE_SHIFT);
  (void)RTC_IER_MIN_IE_MASK;
  (void)RTC_IER_MIN_IE_SHIFT;
  RTC_IER |= RTC_IER_MIN_IE_MASK;
  RTC_IER &= ~(1U << RTC_IER_MIN_IE_SHIFT);
  (void)RTC_IER_IE_1HZ_MASK;
  (void)RTC_IER_IE_1HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_1HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_1HZ_SHIFT);
  (void)RTC_IER_IE_2HZ_MASK;
  (void)RTC_IER_IE_2HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_2HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_2HZ_SHIFT);
  (void)RTC_IER_IE_4HZ_MASK;
  (void)RTC_IER_IE_4HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_4HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_4HZ_SHIFT);
  (void)RTC_IER_IE_8HZ_MASK;
  (void)RTC_IER_IE_8HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_8HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_8HZ_SHIFT);
  (void)RTC_IER_IE_16HZ_MASK;
  (void)RTC_IER_IE_16HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_16HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_16HZ_SHIFT);
  (void)RTC_IER_IE_32HZ_MASK;
  (void)RTC_IER_IE_32HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_32HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_32HZ_SHIFT);
  (void)RTC_IER_IE_64HZ_MASK;
  (void)RTC_IER_IE_64HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_64HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_64HZ_SHIFT);
  (void)RTC_IER_IE_128HZ_MASK;
  (void)RTC_IER_IE_128HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_128HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_128HZ_SHIFT);
  (void)RTC_IER_IE_256HZ_MASK;
  (void)RTC_IER_IE_256HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_256HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_256HZ_SHIFT);
  (void)RTC_IER_IE_512HZ_MASK;
  (void)RTC_IER_IE_512HZ_SHIFT;
  RTC_IER |= RTC_IER_IE_512HZ_MASK;
  RTC_IER &= ~(1U << RTC_IER_IE_512HZ_SHIFT);
  RTC_GP_DATA_REG_REG(RTC) = RTC_GP_DATA_REG_REG(RTC) + 1;
  (void)RTC_GP_DATA_REG_GP_DATA_REG_MASK;
  (void)RTC_GP_DATA_REG_GP_DATA_REG_SHIFT;
  (void)RTC_GP_DATA_REG_GP_DATA_REG(1);
  RTC_GP_DATA_REG |= RTC_GP_DATA_REG_GP_DATA_REG_MASK;
  RTC_GP_DATA_REG &= ~(1U << RTC_GP_DATA_REG_GP_DATA_REG_SHIFT);
  RTC_DST_HOUR_REG(RTC) = RTC_DST_HOUR_REG(RTC) + 1;
  (void)RTC_DST_HOUR_DST_END_HOUR_MASK;
  (void)RTC_DST_HOUR_DST_END_HOUR_SHIFT;
  (void)RTC_DST_HOUR_DST_END_HOUR(1);
  RTC_DST_HOUR |= RTC_DST_HOUR_DST_END_HOUR_MASK;
  RTC_DST_HOUR &= ~(1U << RTC_DST_HOUR_DST_END_HOUR_SHIFT);
  (void)RTC_DST_HOUR_DST_START_HOUR_MASK;
  (void)RTC_DST_HOUR_DST_START_HOUR_SHIFT;
  (void)RTC_DST_HOUR_DST_START_HOUR(1);
  RTC_DST_HOUR |= RTC_DST_HOUR_DST_START_HOUR_MASK;
  RTC_DST_HOUR &= ~(1U << RTC_DST_HOUR_DST_START_HOUR_SHIFT);
  RTC_DST_MONTH_REG(RTC) = RTC_DST_MONTH_REG(RTC) + 1;
  (void)RTC_DST_MONTH_DST_END_MONTH_MASK;
  (void)RTC_DST_MONTH_DST_END_MONTH_SHIFT;
  (void)RTC_DST_MONTH_DST_END_MONTH(1);
  RTC_DST_MONTH |= RTC_DST_MONTH_DST_END_MONTH_MASK;
  RTC_DST_MONTH &= ~(1U << RTC_DST_MONTH_DST_END_MONTH_SHIFT);
  (void)RTC_DST_MONTH_DST_START_MONTH_MASK;
  (void)RTC_DST_MONTH_DST_START_MONTH_SHIFT;
  (void)RTC_DST_MONTH_DST_START_MONTH(1);
  RTC_DST_MONTH |= RTC_DST_MONTH_DST_START_MONTH_MASK;
  RTC_DST_MONTH &= ~(1U << RTC_DST_MONTH_DST_START_MONTH_SHIFT);
  RTC_DST_DAY_REG(RTC) = RTC_DST_DAY_REG(RTC) + 1;
  (void)RTC_DST_DAY_DST_END_DAY_MASK;
  (void)RTC_DST_DAY_DST_END_DAY_SHIFT;
  (void)RTC_DST_DAY_DST_END_DAY(1);
  RTC_DST_DAY |= RTC_DST_DAY_DST_END_DAY_MASK;
  RTC_DST_DAY &= ~(1U << RTC_DST_DAY_DST_END_DAY_SHIFT);
  (void)RTC_DST_DAY_DST_START_DAY_MASK;
  (void)RTC_DST_DAY_DST_START_DAY_SHIFT;
  (void)RTC_DST_DAY_DST_START_DAY(1);
  RTC_DST_DAY |= RTC_DST_DAY_DST_START_DAY_MASK;
  RTC_DST_DAY &= ~(1U << RTC_DST_DAY_DST_START_DAY_SHIFT);
  RTC_COMPEN_REG(RTC) = RTC_COMPEN_REG(RTC) + 1;
  (void)RTC_COMPEN_COMPEN_VAL_MASK;
  (void)RTC_COMPEN_COMPEN_VAL_SHIFT;
  (void)RTC_COMPEN_COMPEN_VAL(1);
  RTC_COMPEN |= RTC_COMPEN_COMPEN_VAL_MASK;
  RTC_COMPEN &= ~(1U << RTC_COMPEN_COMPEN_VAL_SHIFT);
  RTC_TAMPER_DIRECTION_REG(RTC) = RTC_TAMPER_DIRECTION_REG(RTC) + 1;
  (void)RTC_TAMPER_DIRECTION_A_P_TAMP_MASK;
  (void)RTC_TAMPER_DIRECTION_A_P_TAMP_SHIFT;
  (void)RTC_TAMPER_DIRECTION_A_P_TAMP(1);
  RTC_TAMPER_DIRECTION |= RTC_TAMPER_DIRECTION_A_P_TAMP_MASK;
  RTC_TAMPER_DIRECTION &= ~(1U << RTC_TAMPER_DIRECTION_A_P_TAMP_SHIFT);
  (void)RTC_TAMPER_DIRECTION_I_O_TAMP_MASK;
  (void)RTC_TAMPER_DIRECTION_I_O_TAMP_SHIFT;
  (void)RTC_TAMPER_DIRECTION_I_O_TAMP(1);
  RTC_TAMPER_DIRECTION |= RTC_TAMPER_DIRECTION_I_O_TAMP_MASK;
  RTC_TAMPER_DIRECTION &= ~(1U << RTC_TAMPER_DIRECTION_I_O_TAMP_SHIFT);
  RTC_TAMPER_QSCR_REG(RTC) = RTC_TAMPER_QSCR_REG(RTC) + 1;
  (void)RTC_TAMPER_QSCR_Q_FULL_MASK;
  (void)RTC_TAMPER_QSCR_Q_FULL_SHIFT;
  RTC_TAMPER_QSCR |= RTC_TAMPER_QSCR_Q_FULL_MASK;
  RTC_TAMPER_QSCR &= ~(1U << RTC_TAMPER_QSCR_Q_FULL_SHIFT);
  (void)RTC_TAMPER_QSCR_Q_FULL_INT_EN_MASK;
  (void)RTC_TAMPER_QSCR_Q_FULL_INT_EN_SHIFT;
  RTC_TAMPER_QSCR |= RTC_TAMPER_QSCR_Q_FULL_INT_EN_MASK;
  RTC_TAMPER_QSCR &= ~(1U << RTC_TAMPER_QSCR_Q_FULL_INT_EN_SHIFT);
  (void)RTC_TAMPER_QSCR_Q_CLEAR_MASK;
  (void)RTC_TAMPER_QSCR_Q_CLEAR_SHIFT;
  RTC_TAMPER_QSCR |= RTC_TAMPER_QSCR_Q_CLEAR_MASK;
  RTC_TAMPER_QSCR &= ~(1U << RTC_TAMPER_QSCR_Q_CLEAR_SHIFT);
  (void)RTC_TAMPER_QSCR_LFSR_CLK_SEL_MASK;
  (void)RTC_TAMPER_QSCR_LFSR_CLK_SEL_SHIFT;
  (void)RTC_TAMPER_QSCR_LFSR_CLK_SEL(1);
  RTC_TAMPER_QSCR |= RTC_TAMPER_QSCR_LFSR_CLK_SEL_MASK;
  RTC_TAMPER_QSCR &= ~(1U << RTC_TAMPER_QSCR_LFSR_CLK_SEL_SHIFT);
  (void)RTC_TAMPER_QSCR_LFSR_DURATION_MASK;
  (void)RTC_TAMPER_QSCR_LFSR_DURATION_SHIFT;
  (void)RTC_TAMPER_QSCR_LFSR_DURATION(1);
  RTC_TAMPER_QSCR |= RTC_TAMPER_QSCR_LFSR_DURATION_MASK;
  RTC_TAMPER_QSCR &= ~(1U << RTC_TAMPER_QSCR_LFSR_DURATION_SHIFT);
  RTC_TAMPER_SCR_REG(RTC) = RTC_TAMPER_SCR_REG(RTC) + 1;
  (void)RTC_TAMPER_SCR_TMPR_EN_MASK;
  (void)RTC_TAMPER_SCR_TMPR_EN_SHIFT;
  (void)RTC_TAMPER_SCR_TMPR_EN(1);
  RTC_TAMPER_SCR |= RTC_TAMPER_SCR_TMPR_EN_MASK;
  RTC_TAMPER_SCR &= ~(1U << RTC_TAMPER_SCR_TMPR_EN_SHIFT);
  (void)RTC_TAMPER_SCR_TMPR_STS_MASK;
  (void)RTC_TAMPER_SCR_TMPR_STS_SHIFT;
  (void)RTC_TAMPER_SCR_TMPR_STS(1);
  RTC_TAMPER_SCR |= RTC_TAMPER_SCR_TMPR_STS_MASK;
  RTC_TAMPER_SCR &= ~(1U << RTC_TAMPER_SCR_TMPR_STS_SHIFT);
  RTC_FILTER01_CFG_REG(RTC) = RTC_FILTER01_CFG_REG(RTC) + 1;
  (void)RTC_FILTER01_CFG_FIL_DUR1_MASK;
  (void)RTC_FILTER01_CFG_FIL_DUR1_SHIFT;
  (void)RTC_FILTER01_CFG_FIL_DUR1(1);
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_FIL_DUR1_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_FIL_DUR1_SHIFT);
  (void)RTC_FILTER01_CFG_CLK_SEL1_MASK;
  (void)RTC_FILTER01_CFG_CLK_SEL1_SHIFT;
  (void)RTC_FILTER01_CFG_CLK_SEL1(1);
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_CLK_SEL1_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_CLK_SEL1_SHIFT);
  (void)RTC_FILTER01_CFG_POL1_MASK;
  (void)RTC_FILTER01_CFG_POL1_SHIFT;
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_POL1_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_POL1_SHIFT);
  (void)RTC_FILTER01_CFG_FIL_DUR0_MASK;
  (void)RTC_FILTER01_CFG_FIL_DUR0_SHIFT;
  (void)RTC_FILTER01_CFG_FIL_DUR0(1);
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_FIL_DUR0_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_FIL_DUR0_SHIFT);
  (void)RTC_FILTER01_CFG_CLK_SEL0_MASK;
  (void)RTC_FILTER01_CFG_CLK_SEL0_SHIFT;
  (void)RTC_FILTER01_CFG_CLK_SEL0(1);
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_CLK_SEL0_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_CLK_SEL0_SHIFT);
  (void)RTC_FILTER01_CFG_POL0_MASK;
  (void)RTC_FILTER01_CFG_POL0_SHIFT;
  RTC_FILTER01_CFG |= RTC_FILTER01_CFG_POL0_MASK;
  RTC_FILTER01_CFG &= ~(1U << RTC_FILTER01_CFG_POL0_SHIFT);
  RTC_FILTER2_CFG_REG(RTC) = RTC_FILTER2_CFG_REG(RTC) + 1;
  (void)RTC_FILTER2_CFG_FIL_DUR2_MASK;
  (void)RTC_FILTER2_CFG_FIL_DUR2_SHIFT;
  (void)RTC_FILTER2_CFG_FIL_DUR2(1);
  RTC_FILTER2_CFG |= RTC_FILTER2_CFG_FIL_DUR2_MASK;
  RTC_FILTER2_CFG &= ~(1U << RTC_FILTER2_CFG_FIL_DUR2_SHIFT);
  (void)RTC_FILTER2_CFG_CLK_SEL2_MASK;
  (void)RTC_FILTER2_CFG_CLK_SEL2_SHIFT;
  (void)RTC_FILTER2_CFG_CLK_SEL2(1);
  RTC_FILTER2_CFG |= RTC_FILTER2_CFG_CLK_SEL2_MASK;
  RTC_FILTER2_CFG &= ~(1U << RTC_FILTER2_CFG_CLK_SEL2_SHIFT);
  (void)RTC_FILTER2_CFG_POL2_MASK;
  (void)RTC_FILTER2_CFG_POL2_SHIFT;
  RTC_FILTER2_CFG |= RTC_FILTER2_CFG_POL2_MASK;
  RTC_FILTER2_CFG &= ~(1U << RTC_FILTER2_CFG_POL2_SHIFT);
  (void)RTC_TAMPER_QUEUE_TAMPER_DATA_MASK;
  (void)RTC_TAMPER_QUEUE_TAMPER_DATA_SHIFT;
  (void)RTC_TAMPER_QUEUE_TAMPER_DATA(1);
  RTC_CTRL2_REG(RTC) = RTC_CTRL2_REG(RTC) + 1;
  (void)RTC_CTRL2_TAMP_CFG_OVER_MASK;
  (void)RTC_CTRL2_TAMP_CFG_OVER_SHIFT;
  RTC_CTRL2 |= RTC_CTRL2_TAMP_CFG_OVER_MASK;
  RTC_CTRL2 &= ~(1U << RTC_CTRL2_TAMP_CFG_OVER_SHIFT);
  (void)RTC_CTRL2_WAKEUP_STATUS_MASK;
  (void)RTC_CTRL2_WAKEUP_STATUS_SHIFT;
  (void)RTC_CTRL2_WAKEUP_STATUS(1);
  RTC_CTRL2 |= RTC_CTRL2_WAKEUP_STATUS_MASK;
  RTC_CTRL2 &= ~(1U << RTC_CTRL2_WAKEUP_STATUS_SHIFT);
  (void)RTC_CTRL2_WAKEUP_MODE_MASK;
  (void)RTC_CTRL2_WAKEUP_MODE_SHIFT;
  RTC_CTRL2 |= RTC_CTRL2_WAKEUP_MODE_MASK;
  RTC_CTRL2 &= ~(1U << RTC_CTRL2_WAKEUP_MODE_SHIFT);
}

void test_SIM(void) {
  (void)SIM_BASE;
  (void)SIM;
  SIM_SOPT1 = SIM_SOPT1 + 1;
  SIM_SOPT1_CFG = SIM_SOPT1_CFG + 1;
  SIM_CTRL_REG = SIM_CTRL_REG + 1;
  SIM_SCGC4 = SIM_SCGC4 + 1;
  SIM_SCGC5 = SIM_SCGC5 + 1;
  SIM_SCGC6 = SIM_SCGC6 + 1;
  SIM_SCGC7 = SIM_SCGC7 + 1;
  SIM_CLKDIV1 = SIM_CLKDIV1 + 1;
  SIM_FCFG1 = SIM_FCFG1 + 1;
  SIM_MISC_CTL = SIM_MISC_CTL + 1;
  SIM_SOPT1_REG(SIM) = SIM_SOPT1_REG(SIM) + 1;
  (void)SIM_SOPT1_SRAMSIZE_MASK;
  (void)SIM_SOPT1_SRAMSIZE_SHIFT;
  (void)SIM_SOPT1_SRAMSIZE(1);
  SIM_SOPT1 |= SIM_SOPT1_SRAMSIZE_MASK;
  SIM_SOPT1 &= ~(1U << SIM_SOPT1_SRAMSIZE_SHIFT);
  (void)SIM_SOPT1_OSC32KSEL_MASK;
  (void)SIM_SOPT1_OSC32KSEL_SHIFT;
  (void)SIM_SOPT1_OSC32KSEL(1);
  SIM_SOPT1 |= SIM_SOPT1_OSC32KSEL_MASK;
  SIM_SOPT1 &= ~(1U << SIM_SOPT1_OSC32KSEL_SHIFT);
  SIM_SOPT1_CFG_REG(SIM) = SIM_SOPT1_CFG_REG(SIM) + 1;
  (void)SIM_SOPT1_CFG_LPTMR1SEL_MASK;
  (void)SIM_SOPT1_CFG_LPTMR1SEL_SHIFT;
  (void)SIM_SOPT1_CFG_LPTMR1SEL(1);
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_LPTMR1SEL_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_LPTMR1SEL_SHIFT);
  (void)SIM_SOPT1_CFG_LPTMR2SEL_MASK;
  (void)SIM_SOPT1_CFG_LPTMR2SEL_SHIFT;
  (void)SIM_SOPT1_CFG_LPTMR2SEL(1);
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_LPTMR2SEL_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_LPTMR2SEL_SHIFT);
  (void)SIM_SOPT1_CFG_LPTMR3SEL_MASK;
  (void)SIM_SOPT1_CFG_LPTMR3SEL_SHIFT;
  (void)SIM_SOPT1_CFG_LPTMR3SEL(1);
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_LPTMR3SEL_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_LPTMR3SEL_SHIFT);
  (void)SIM_SOPT1_CFG_CMPOLPTMR0SEL_MASK;
  (void)SIM_SOPT1_CFG_CMPOLPTMR0SEL_SHIFT;
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_CMPOLPTMR0SEL_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_CMPOLPTMR0SEL_SHIFT);
  (void)SIM_SOPT1_CFG_RAMSBDIS_MASK;
  (void)SIM_SOPT1_CFG_RAMSBDIS_SHIFT;
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_RAMSBDIS_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_RAMSBDIS_SHIFT);
  (void)SIM_SOPT1_CFG_RAMBPEN_MASK;
  (void)SIM_SOPT1_CFG_RAMBPEN_SHIFT;
  SIM_SOPT1_CFG |= SIM_SOPT1_CFG_RAMBPEN_MASK;
  SIM_SOPT1_CFG &= ~(1U << SIM_SOPT1_CFG_RAMBPEN_SHIFT);
  SIM_CTRL_REG_REG(SIM) = SIM_CTRL_REG_REG(SIM) + 1;
  (void)SIM_CTRL_REG_NMIDIS_MASK;
  (void)SIM_CTRL_REG_NMIDIS_SHIFT;
  SIM_CTRL_REG |= SIM_CTRL_REG_NMIDIS_MASK;
  SIM_CTRL_REG &= ~(1U << SIM_CTRL_REG_NMIDIS_SHIFT);
  (void)SIM_CTRL_REG_PLL_VLP_EN_MASK;
  (void)SIM_CTRL_REG_PLL_VLP_EN_SHIFT;
  SIM_CTRL_REG |= SIM_CTRL_REG_PLL_VLP_EN_MASK;
  SIM_CTRL_REG &= ~(1U << SIM_CTRL_REG_PLL_VLP_EN_SHIFT);
  (void)SIM_CTRL_REG_PTC2_HD_EN_MASK;
  (void)SIM_CTRL_REG_PTC2_HD_EN_SHIFT;
  SIM_CTRL_REG |= SIM_CTRL_REG_PTC2_HD_EN_MASK;
  SIM_CTRL_REG &= ~(1U << SIM_CTRL_REG_PTC2_HD_EN_SHIFT);
  (void)SIM_CTRL_REG_SAR_TRG_CLK_SEL_MASK;
  (void)SIM_CTRL_REG_SAR_TRG_CLK_SEL_SHIFT;
  (void)SIM_CTRL_REG_SAR_TRG_CLK_SEL(1);
  SIM_CTRL_REG |= SIM_CTRL_REG_SAR_TRG_CLK_SEL_MASK;
  SIM_CTRL_REG &= ~(1U << SIM_CTRL_REG_SAR_TRG_CLK_SEL_SHIFT);
  (void)SIM_CTRL_REG_CLKOUTSEL_MASK;
  (void)SIM_CTRL_REG_CLKOUTSEL_SHIFT;
  (void)SIM_CTRL_REG_CLKOUTSEL(1);
  SIM_CTRL_REG |= SIM_CTRL_REG_CLKOUTSEL_MASK;
  SIM_CTRL_REG &= ~(1U << SIM_CTRL_REG_CLKOUTSEL_SHIFT);
  (void)SIM_SDID_PINID_MASK;
  (void)SIM_SDID_PINID_SHIFT;
  (void)SIM_SDID_PINID(1);
  (void)SIM_SDID_DIEID_MASK;
  (void)SIM_SDID_DIEID_SHIFT;
  (void)SIM_SDID_DIEID(1);
  (void)SIM_SDID_REVID_MASK;
  (void)SIM_SDID_REVID_SHIFT;
  (void)SIM_SDID_REVID(1);
  (void)SIM_SDID_SRAMSIZE_MASK;
  (void)SIM_SDID_SRAMSIZE_SHIFT;
  (void)SIM_SDID_SRAMSIZE(1);
  (void)SIM_SDID_ATTR_MASK;
  (void)SIM_SDID_ATTR_SHIFT;
  (void)SIM_SDID_ATTR(1);
  (void)SIM_SDID_SERIESID_MASK;
  (void)SIM_SDID_SERIESID_SHIFT;
  (void)SIM_SDID_SERIESID(1);
  (void)SIM_SDID_SUBFAMID_MASK;
  (void)SIM_SDID_SUBFAMID_SHIFT;
  (void)SIM_SDID_SUBFAMID(1);
  (void)SIM_SDID_FAMID_MASK;
  (void)SIM_SDID_FAMID_SHIFT;
  (void)SIM_SDID_FAMID(1);
  SIM_SCGC4_REG(SIM) = SIM_SCGC4_REG(SIM) + 1;
  (void)SIM_SCGC4_EWM_MASK;
  (void)SIM_SCGC4_EWM_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_EWM_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_EWM_SHIFT);
  (void)SIM_SCGC4_MCG_MASK;
  (void)SIM_SCGC4_MCG_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_MCG_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_MCG_SHIFT);
  (void)SIM_SCGC4_OSC_MASK;
  (void)SIM_SCGC4_OSC_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_OSC_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_OSC_SHIFT);
  (void)SIM_SCGC4_I2C0_MASK;
  (void)SIM_SCGC4_I2C0_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_I2C0_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_I2C0_SHIFT);
  (void)SIM_SCGC4_I2C1_MASK;
  (void)SIM_SCGC4_I2C1_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_I2C1_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_I2C1_SHIFT);
  (void)SIM_SCGC4_UART0_MASK;
  (void)SIM_SCGC4_UART0_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_UART0_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_UART0_SHIFT);
  (void)SIM_SCGC4_UART1_MASK;
  (void)SIM_SCGC4_UART1_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_UART1_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_UART1_SHIFT);
  (void)SIM_SCGC4_UART2_MASK;
  (void)SIM_SCGC4_UART2_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_UART2_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_UART2_SHIFT);
  (void)SIM_SCGC4_UART3_MASK;
  (void)SIM_SCGC4_UART3_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_UART3_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_UART3_SHIFT);
  (void)SIM_SCGC4_VREF_MASK;
  (void)SIM_SCGC4_VREF_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_VREF_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_VREF_SHIFT);
  (void)SIM_SCGC4_CMP0_MASK;
  (void)SIM_SCGC4_CMP0_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_CMP0_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_CMP0_SHIFT);
  (void)SIM_SCGC4_CMP1_MASK;
  (void)SIM_SCGC4_CMP1_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_CMP1_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_CMP1_SHIFT);
  (void)SIM_SCGC4_SPI0_MASK;
  (void)SIM_SCGC4_SPI0_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_SPI0_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_SPI0_SHIFT);
  (void)SIM_SCGC4_SPI1_MASK;
  (void)SIM_SCGC4_SPI1_SHIFT;
  SIM_SCGC4 |= SIM_SCGC4_SPI1_MASK;
  SIM_SCGC4 &= ~(1U << SIM_SCGC4_SPI1_SHIFT);
  SIM_SCGC5_REG(SIM) = SIM_SCGC5_REG(SIM) + 1;
  (void)SIM_SCGC5_SLCD_MASK;
  (void)SIM_SCGC5_SLCD_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_SLCD_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_SLCD_SHIFT);
  (void)SIM_SCGC5_PORTA_MASK;
  (void)SIM_SCGC5_PORTA_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTA_SHIFT);
  (void)SIM_SCGC5_PORTB_MASK;
  (void)SIM_SCGC5_PORTB_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTB_SHIFT);
  (void)SIM_SCGC5_PORTC_MASK;
  (void)SIM_SCGC5_PORTC_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTC_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTC_SHIFT);
  (void)SIM_SCGC5_PORTD_MASK;
  (void)SIM_SCGC5_PORTD_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTD_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTD_SHIFT);
  (void)SIM_SCGC5_PORTE_MASK;
  (void)SIM_SCGC5_PORTE_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTE_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTE_SHIFT);
  (void)SIM_SCGC5_PORTF_MASK;
  (void)SIM_SCGC5_PORTF_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTF_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTF_SHIFT);
  (void)SIM_SCGC5_PORTG_MASK;
  (void)SIM_SCGC5_PORTG_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTG_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTG_SHIFT);
  (void)SIM_SCGC5_PORTH_MASK;
  (void)SIM_SCGC5_PORTH_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTH_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTH_SHIFT);
  (void)SIM_SCGC5_PORTI_MASK;
  (void)SIM_SCGC5_PORTI_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_PORTI_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_PORTI_SHIFT);
  (void)SIM_SCGC5_IRTC_MASK;
  (void)SIM_SCGC5_IRTC_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_IRTC_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_IRTC_SHIFT);
  (void)SIM_SCGC5_IRTCREGFILE_MASK;
  (void)SIM_SCGC5_IRTCREGFILE_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_IRTCREGFILE_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_IRTCREGFILE_SHIFT);
  (void)SIM_SCGC5_WDOG_MASK;
  (void)SIM_SCGC5_WDOG_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_WDOG_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_WDOG_SHIFT);
  (void)SIM_SCGC5_XBAR_MASK;
  (void)SIM_SCGC5_XBAR_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_XBAR_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_XBAR_SHIFT);
  (void)SIM_SCGC5_TMR0_MASK;
  (void)SIM_SCGC5_TMR0_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_TMR0_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_TMR0_SHIFT);
  (void)SIM_SCGC5_TMR1_MASK;
  (void)SIM_SCGC5_TMR1_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_TMR1_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_TMR1_SHIFT);
  (void)SIM_SCGC5_TMR2_MASK;
  (void)SIM_SCGC5_TMR2_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_TMR2_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_TMR2_SHIFT);
  (void)SIM_SCGC5_TMR3_MASK;
  (void)SIM_SCGC5_TMR3_SHIFT;
  SIM_SCGC5 |= SIM_SCGC5_TMR3_MASK;
  SIM_SCGC5 &= ~(1U << SIM_SCGC5_TMR3_SHIFT);
  SIM_SCGC6_REG(SIM) = SIM_SCGC6_REG(SIM) + 1;
  (void)SIM_SCGC6_FTFA_MASK;
  (void)SIM_SCGC6_FTFA_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_FTFA_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_FTFA_SHIFT);
  (void)SIM_SCGC6_DMAMUX0_MASK;
  (void)SIM_SCGC6_DMAMUX0_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_DMAMUX0_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_DMAMUX0_SHIFT);
  (void)SIM_SCGC6_DMAMUX1_MASK;
  (void)SIM_SCGC6_DMAMUX1_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_DMAMUX1_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_DMAMUX1_SHIFT);
  (void)SIM_SCGC6_DMAMUX2_MASK;
  (void)SIM_SCGC6_DMAMUX2_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_DMAMUX2_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_DMAMUX2_SHIFT);
  (void)SIM_SCGC6_DMAMUX3_MASK;
  (void)SIM_SCGC6_DMAMUX3_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_DMAMUX3_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_DMAMUX3_SHIFT);
  (void)SIM_SCGC6_RNGA_MASK;
  (void)SIM_SCGC6_RNGA_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_RNGA_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_RNGA_SHIFT);
  (void)SIM_SCGC6_ADC_MASK;
  (void)SIM_SCGC6_ADC_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_ADC_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_ADC_SHIFT);
  (void)SIM_SCGC6_PIT0_MASK;
  (void)SIM_SCGC6_PIT0_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_PIT0_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_PIT0_SHIFT);
  (void)SIM_SCGC6_PIT1_MASK;
  (void)SIM_SCGC6_PIT1_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_PIT1_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_PIT1_SHIFT);
  (void)SIM_SCGC6_AFE_MASK;
  (void)SIM_SCGC6_AFE_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_AFE_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_AFE_SHIFT);
  (void)SIM_SCGC6_CRC_MASK;
  (void)SIM_SCGC6_CRC_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_CRC_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_CRC_SHIFT);
  (void)SIM_SCGC6_LPTMR_MASK;
  (void)SIM_SCGC6_LPTMR_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_LPTMR_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_LPTMR_SHIFT);
  (void)SIM_SCGC6_SIM_LP_MASK;
  (void)SIM_SCGC6_SIM_LP_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_SIM_LP_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_SIM_LP_SHIFT);
  (void)SIM_SCGC6_SIM_HP_MASK;
  (void)SIM_SCGC6_SIM_HP_SHIFT;
  SIM_SCGC6 |= SIM_SCGC6_SIM_HP_MASK;
  SIM_SCGC6 &= ~(1U << SIM_SCGC6_SIM_HP_SHIFT);
  SIM_SCGC7_REG(SIM) = SIM_SCGC7_REG(SIM) + 1;
  (void)SIM_SCGC7_MPU_MASK;
  (void)SIM_SCGC7_MPU_SHIFT;
  SIM_SCGC7 |= SIM_SCGC7_MPU_MASK;
  SIM_SCGC7 &= ~(1U << SIM_SCGC7_MPU_SHIFT);
  (void)SIM_SCGC7_DMA_MASK;
  (void)SIM_SCGC7_DMA_SHIFT;
  SIM_SCGC7 |= SIM_SCGC7_DMA_MASK;
  SIM_SCGC7 &= ~(1U << SIM_SCGC7_DMA_SHIFT);
  SIM_CLKDIV1_REG(SIM) = SIM_CLKDIV1_REG(SIM) + 1;
  (void)SIM_CLKDIV1_SYSCLKMODE_MASK;
  (void)SIM_CLKDIV1_SYSCLKMODE_SHIFT;
  SIM_CLKDIV1 |= SIM_CLKDIV1_SYSCLKMODE_MASK;
  SIM_CLKDIV1 &= ~(1U << SIM_CLKDIV1_SYSCLKMODE_SHIFT);
  (void)SIM_CLKDIV1_SYSDIV_MASK;
  (void)SIM_CLKDIV1_SYSDIV_SHIFT;
  (void)SIM_CLKDIV1_SYSDIV(1);
  SIM_CLKDIV1 |= SIM_CLKDIV1_SYSDIV_MASK;
  SIM_CLKDIV1 &= ~(1U << SIM_CLKDIV1_SYSDIV_SHIFT);
  SIM_FCFG1_REG(SIM) = SIM_FCFG1_REG(SIM) + 1;
  (void)SIM_FCFG1_FLASHDIS_MASK;
  (void)SIM_FCFG1_FLASHDIS_SHIFT;
  SIM_FCFG1 |= SIM_FCFG1_FLASHDIS_MASK;
  SIM_FCFG1 &= ~(1U << SIM_FCFG1_FLASHDIS_SHIFT);
  (void)SIM_FCFG1_FLASHDOZE_MASK;
  (void)SIM_FCFG1_FLASHDOZE_SHIFT;
  SIM_FCFG1 |= SIM_FCFG1_FLASHDOZE_MASK;
  SIM_FCFG1 &= ~(1U << SIM_FCFG1_FLASHDOZE_SHIFT);
  (void)SIM_FCFG1_PFSIZE_MASK;
  (void)SIM_FCFG1_PFSIZE_SHIFT;
  (void)SIM_FCFG1_PFSIZE(1);
  SIM_FCFG1 |= SIM_FCFG1_PFSIZE_MASK;
  SIM_FCFG1 &= ~(1U << SIM_FCFG1_PFSIZE_SHIFT);
  (void)SIM_FCFG2_MAXADDR_MASK;
  (void)SIM_FCFG2_MAXADDR_SHIFT;
  (void)SIM_FCFG2_MAXADDR(1);
  (void)SIM_UID0_UID_MASK;
  (void)SIM_UID0_UID_SHIFT;
  (void)SIM_UID0_UID(1);
  (void)SIM_UID1_UID_MASK;
  (void)SIM_UID1_UID_SHIFT;
  (void)SIM_UID1_UID(1);
  (void)SIM_UID2_UID_MASK;
  (void)SIM_UID2_UID_SHIFT;
  (void)SIM_UID2_UID(1);
  (void)SIM_UID3_UID_MASK;
  (void)SIM_UID3_UID_SHIFT;
  (void)SIM_UID3_UID(1);
  SIM_MISC_CTL_REG(SIM) = SIM_MISC_CTL_REG(SIM) + 1;
  (void)SIM_MISC_CTL_XBARAFEMODOUTSEL_MASK;
  (void)SIM_MISC_CTL_XBARAFEMODOUTSEL_SHIFT;
  (void)SIM_MISC_CTL_XBARAFEMODOUTSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_XBARAFEMODOUTSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_XBARAFEMODOUTSEL_SHIFT);
  (void)SIM_MISC_CTL_DMADONESEL_MASK;
  (void)SIM_MISC_CTL_DMADONESEL_SHIFT;
  (void)SIM_MISC_CTL_DMADONESEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_DMADONESEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_DMADONESEL_SHIFT);
  (void)SIM_MISC_CTL_AFECLKSEL_MASK;
  (void)SIM_MISC_CTL_AFECLKSEL_SHIFT;
  (void)SIM_MISC_CTL_AFECLKSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_AFECLKSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_AFECLKSEL_SHIFT);
  (void)SIM_MISC_CTL_AFECLKPADDIR_MASK;
  (void)SIM_MISC_CTL_AFECLKPADDIR_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_AFECLKPADDIR_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_AFECLKPADDIR_SHIFT);
  (void)SIM_MISC_CTL_UARTMODTYPE_MASK;
  (void)SIM_MISC_CTL_UARTMODTYPE_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_UARTMODTYPE_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_UARTMODTYPE_SHIFT);
  (void)SIM_MISC_CTL_UART0IRSEL_MASK;
  (void)SIM_MISC_CTL_UART0IRSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_UART0IRSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_UART0IRSEL_SHIFT);
  (void)SIM_MISC_CTL_UART1IRSEL_MASK;
  (void)SIM_MISC_CTL_UART1IRSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_UART1IRSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_UART1IRSEL_SHIFT);
  (void)SIM_MISC_CTL_UART2IRSEL_MASK;
  (void)SIM_MISC_CTL_UART2IRSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_UART2IRSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_UART2IRSEL_SHIFT);
  (void)SIM_MISC_CTL_UART3IRSEL_MASK;
  (void)SIM_MISC_CTL_UART3IRSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_UART3IRSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_UART3IRSEL_SHIFT);
  (void)SIM_MISC_CTL_XBARPITOUTSEL_MASK;
  (void)SIM_MISC_CTL_XBARPITOUTSEL_SHIFT;
  (void)SIM_MISC_CTL_XBARPITOUTSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_XBARPITOUTSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_XBARPITOUTSEL_SHIFT);
  (void)SIM_MISC_CTL_EWMINSEL_MASK;
  (void)SIM_MISC_CTL_EWMINSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_EWMINSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_EWMINSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR0PLLCLKSEL_MASK;
  (void)SIM_MISC_CTL_TMR0PLLCLKSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR0PLLCLKSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR0PLLCLKSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR0SCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR0SCSSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR0SCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR0SCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR1SCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR1SCSSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR1SCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR1SCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR2SCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR2SCSSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR2SCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR2SCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR3SCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR3SCSSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR3SCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR3SCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR0PCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR0PCSSEL_SHIFT;
  (void)SIM_MISC_CTL_TMR0PCSSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR0PCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR0PCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR1PCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR1PCSSEL_SHIFT;
  (void)SIM_MISC_CTL_TMR1PCSSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR1PCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR1PCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR2PCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR2PCSSEL_SHIFT;
  (void)SIM_MISC_CTL_TMR2PCSSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR2PCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR2PCSSEL_SHIFT);
  (void)SIM_MISC_CTL_TMR3PCSSEL_MASK;
  (void)SIM_MISC_CTL_TMR3PCSSEL_SHIFT;
  (void)SIM_MISC_CTL_TMR3PCSSEL(1);
  SIM_MISC_CTL |= SIM_MISC_CTL_TMR3PCSSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_TMR3PCSSEL_SHIFT);
  (void)SIM_MISC_CTL_RTCCLKSEL_MASK;
  (void)SIM_MISC_CTL_RTCCLKSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_RTCCLKSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_RTCCLKSEL_SHIFT);
  (void)SIM_MISC_CTL_VREFBUFOUTEN_MASK;
  (void)SIM_MISC_CTL_VREFBUFOUTEN_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_VREFBUFOUTEN_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_VREFBUFOUTEN_SHIFT);
  (void)SIM_MISC_CTL_VREFBUFINSEL_MASK;
  (void)SIM_MISC_CTL_VREFBUFINSEL_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_VREFBUFINSEL_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_VREFBUFINSEL_SHIFT);
  (void)SIM_MISC_CTL_VREFBUFPD_MASK;
  (void)SIM_MISC_CTL_VREFBUFPD_SHIFT;
  SIM_MISC_CTL |= SIM_MISC_CTL_VREFBUFPD_MASK;
  SIM_MISC_CTL &= ~(1U << SIM_MISC_CTL_VREFBUFPD_SHIFT);
}

void test_SMC(void) {
  (void)SMC_BASE;
  (void)SMC;
  SMC_PMPROT = SMC_PMPROT + 1;
  SMC_PMCTRL = SMC_PMCTRL + 1;
  SMC_STOPCTRL = SMC_STOPCTRL + 1;
  SMC_PMPROT_REG(SMC) = SMC_PMPROT_REG(SMC) + 1;
  (void)SMC_PMPROT_AVLLS_MASK;
  (void)SMC_PMPROT_AVLLS_SHIFT;
  SMC_PMPROT |= SMC_PMPROT_AVLLS_MASK;
  SMC_PMPROT &= ~(1U << SMC_PMPROT_AVLLS_SHIFT);
  (void)SMC_PMPROT_AVLP_MASK;
  (void)SMC_PMPROT_AVLP_SHIFT;
  SMC_PMPROT |= SMC_PMPROT_AVLP_MASK;
  SMC_PMPROT &= ~(1U << SMC_PMPROT_AVLP_SHIFT);
  SMC_PMCTRL_REG(SMC) = SMC_PMCTRL_REG(SMC) + 1;
  (void)SMC_PMCTRL_STOPM_MASK;
  (void)SMC_PMCTRL_STOPM_SHIFT;
  (void)SMC_PMCTRL_STOPM(1);
  SMC_PMCTRL |= SMC_PMCTRL_STOPM_MASK;
  SMC_PMCTRL &= ~(1U << SMC_PMCTRL_STOPM_SHIFT);
  (void)SMC_PMCTRL_STOPA_MASK;
  (void)SMC_PMCTRL_STOPA_SHIFT;
  SMC_PMCTRL |= SMC_PMCTRL_STOPA_MASK;
  SMC_PMCTRL &= ~(1U << SMC_PMCTRL_STOPA_SHIFT);
  (void)SMC_PMCTRL_RUNM_MASK;
  (void)SMC_PMCTRL_RUNM_SHIFT;
  (void)SMC_PMCTRL_RUNM(1);
  SMC_PMCTRL |= SMC_PMCTRL_RUNM_MASK;
  SMC_PMCTRL &= ~(1U << SMC_PMCTRL_RUNM_SHIFT);
  SMC_STOPCTRL_REG(SMC) = SMC_STOPCTRL_REG(SMC) + 1;
  (void)SMC_STOPCTRL_VLLSM_MASK;
  (void)SMC_STOPCTRL_VLLSM_SHIFT;
  (void)SMC_STOPCTRL_VLLSM(1);
  SMC_STOPCTRL |= SMC_STOPCTRL_VLLSM_MASK;
  SMC_STOPCTRL &= ~(1U << SMC_STOPCTRL_VLLSM_SHIFT);
  (void)SMC_STOPCTRL_PORPO_MASK;
  (void)SMC_STOPCTRL_PORPO_SHIFT;
  SMC_STOPCTRL |= SMC_STOPCTRL_PORPO_MASK;
  SMC_STOPCTRL &= ~(1U << SMC_STOPCTRL_PORPO_SHIFT);
  (void)SMC_STOPCTRL_PSTOPO_MASK;
  (void)SMC_STOPCTRL_PSTOPO_SHIFT;
  (void)SMC_STOPCTRL_PSTOPO(1);
  SMC_STOPCTRL |= SMC_STOPCTRL_PSTOPO_MASK;
  SMC_STOPCTRL &= ~(1U << SMC_STOPCTRL_PSTOPO_SHIFT);
  (void)SMC_PMSTAT_PMSTAT_MASK;
  (void)SMC_PMSTAT_PMSTAT_SHIFT;
  (void)SMC_PMSTAT_PMSTAT(1);
}

void test_SPI(void) {
  (void)SPI0_BASE;
  (void)SPI0;
  (void)SPI1_BASE;
  (void)SPI1;
  SPI0_BR = SPI0_BR + 1;
  SPI0_C2 = SPI0_C2 + 1;
  SPI0_C1 = SPI0_C1 + 1;
  SPI0_ML = SPI0_ML + 1;
  SPI0_MH = SPI0_MH + 1;
  SPI0_DL = SPI0_DL + 1;
  SPI0_DH = SPI0_DH + 1;
  SPI0_CI = SPI0_CI + 1;
  SPI0_C3 = SPI0_C3 + 1;
  SPI1_BR = SPI1_BR + 1;
  SPI1_C2 = SPI1_C2 + 1;
  SPI1_C1 = SPI1_C1 + 1;
  SPI1_ML = SPI1_ML + 1;
  SPI1_MH = SPI1_MH + 1;
  SPI1_DL = SPI1_DL + 1;
  SPI1_DH = SPI1_DH + 1;
  SPI1_CI = SPI1_CI + 1;
  SPI1_C3 = SPI1_C3 + 1;
  (void)SPI_S_RFIFOEF_MASK;
  (void)SPI_S_RFIFOEF_SHIFT;
  (void)SPI_S_TXFULLF_MASK;
  (void)SPI_S_TXFULLF_SHIFT;
  (void)SPI_S_TNEAREF_MASK;
  (void)SPI_S_TNEAREF_SHIFT;
  (void)SPI_S_RNFULLF_MASK;
  (void)SPI_S_RNFULLF_SHIFT;
  (void)SPI_S_MODF_MASK;
  (void)SPI_S_MODF_SHIFT;
  (void)SPI_S_SPTEF_MASK;
  (void)SPI_S_SPTEF_SHIFT;
  (void)SPI_S_SPMF_MASK;
  (void)SPI_S_SPMF_SHIFT;
  (void)SPI_S_SPRF_MASK;
  (void)SPI_S_SPRF_SHIFT;
  SPI_BR_REG(SPI0) = SPI_BR_REG(SPI0) + 1;
  SPI_BR_REG(SPI1) = SPI_BR_REG(SPI1) + 1;
  (void)SPI_BR_SPR_MASK;
  (void)SPI_BR_SPR_SHIFT;
  (void)SPI_BR_SPR(1);
  SPI0_BR |= SPI_BR_SPR_MASK;
  SPI0_BR &= ~(1U << SPI_BR_SPR_SHIFT);
  (void)SPI_BR_SPPR_MASK;
  (void)SPI_BR_SPPR_SHIFT;
  (void)SPI_BR_SPPR(1);
  SPI0_BR |= SPI_BR_SPPR_MASK;
  SPI0_BR &= ~(1U << SPI_BR_SPPR_SHIFT);
  SPI_C2_REG(SPI0) = SPI_C2_REG(SPI0) + 1;
  SPI_C2_REG(SPI1) = SPI_C2_REG(SPI1) + 1;
  (void)SPI_C2_SPC0_MASK;
  (void)SPI_C2_SPC0_SHIFT;
  SPI0_C2 |= SPI_C2_SPC0_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_SPC0_SHIFT);
  (void)SPI_C2_SPISWAI_MASK;
  (void)SPI_C2_SPISWAI_SHIFT;
  SPI0_C2 |= SPI_C2_SPISWAI_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_SPISWAI_SHIFT);
  (void)SPI_C2_RXDMAE_MASK;
  (void)SPI_C2_RXDMAE_SHIFT;
  SPI0_C2 |= SPI_C2_RXDMAE_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_RXDMAE_SHIFT);
  (void)SPI_C2_BIDIROE_MASK;
  (void)SPI_C2_BIDIROE_SHIFT;
  SPI0_C2 |= SPI_C2_BIDIROE_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_BIDIROE_SHIFT);
  (void)SPI_C2_MODFEN_MASK;
  (void)SPI_C2_MODFEN_SHIFT;
  SPI0_C2 |= SPI_C2_MODFEN_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_MODFEN_SHIFT);
  (void)SPI_C2_TXDMAE_MASK;
  (void)SPI_C2_TXDMAE_SHIFT;
  SPI0_C2 |= SPI_C2_TXDMAE_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_TXDMAE_SHIFT);
  (void)SPI_C2_SPIMODE_MASK;
  (void)SPI_C2_SPIMODE_SHIFT;
  SPI0_C2 |= SPI_C2_SPIMODE_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_SPIMODE_SHIFT);
  (void)SPI_C2_SPMIE_MASK;
  (void)SPI_C2_SPMIE_SHIFT;
  SPI0_C2 |= SPI_C2_SPMIE_MASK;
  SPI0_C2 &= ~(1U << SPI_C2_SPMIE_SHIFT);
  SPI_C1_REG(SPI0) = SPI_C1_REG(SPI0) + 1;
  SPI_C1_REG(SPI1) = SPI_C1_REG(SPI1) + 1;
  (void)SPI_C1_LSBFE_MASK;
  (void)SPI_C1_LSBFE_SHIFT;
  SPI0_C1 |= SPI_C1_LSBFE_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_LSBFE_SHIFT);
  (void)SPI_C1_SSOE_MASK;
  (void)SPI_C1_SSOE_SHIFT;
  SPI0_C1 |= SPI_C1_SSOE_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_SSOE_SHIFT);
  (void)SPI_C1_CPHA_MASK;
  (void)SPI_C1_CPHA_SHIFT;
  SPI0_C1 |= SPI_C1_CPHA_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_CPHA_SHIFT);
  (void)SPI_C1_CPOL_MASK;
  (void)SPI_C1_CPOL_SHIFT;
  SPI0_C1 |= SPI_C1_CPOL_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_CPOL_SHIFT);
  (void)SPI_C1_MSTR_MASK;
  (void)SPI_C1_MSTR_SHIFT;
  SPI0_C1 |= SPI_C1_MSTR_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_MSTR_SHIFT);
  (void)SPI_C1_SPTIE_MASK;
  (void)SPI_C1_SPTIE_SHIFT;
  SPI0_C1 |= SPI_C1_SPTIE_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_SPTIE_SHIFT);
  (void)SPI_C1_SPE_MASK;
  (void)SPI_C1_SPE_SHIFT;
  SPI0_C1 |= SPI_C1_SPE_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_SPE_SHIFT);
  (void)SPI_C1_SPIE_MASK;
  (void)SPI_C1_SPIE_SHIFT;
  SPI0_C1 |= SPI_C1_SPIE_MASK;
  SPI0_C1 &= ~(1U << SPI_C1_SPIE_SHIFT);
  SPI_ML_REG(SPI0) = SPI_ML_REG(SPI0) + 1;
  SPI_ML_REG(SPI1) = SPI_ML_REG(SPI1) + 1;
  (void)SPI_ML_Bits_MASK;
  (void)SPI_ML_Bits_SHIFT;
  (void)SPI_ML_Bits(1);
  SPI0_ML |= SPI_ML_Bits_MASK;
  SPI0_ML &= ~(1U << SPI_ML_Bits_SHIFT);
  SPI_MH_REG(SPI0) = SPI_MH_REG(SPI0) + 1;
  SPI_MH_REG(SPI1) = SPI_MH_REG(SPI1) + 1;
  (void)SPI_MH_Bits_MASK;
  (void)SPI_MH_Bits_SHIFT;
  (void)SPI_MH_Bits(1);
  SPI0_MH |= SPI_MH_Bits_MASK;
  SPI0_MH &= ~(1U << SPI_MH_Bits_SHIFT);
  SPI_DL_REG(SPI0) = SPI_DL_REG(SPI0) + 1;
  SPI_DL_REG(SPI1) = SPI_DL_REG(SPI1) + 1;
  (void)SPI_DL_Bits_MASK;
  (void)SPI_DL_Bits_SHIFT;
  (void)SPI_DL_Bits(1);
  SPI0_DL |= SPI_DL_Bits_MASK;
  SPI0_DL &= ~(1U << SPI_DL_Bits_SHIFT);
  SPI_DH_REG(SPI0) = SPI_DH_REG(SPI0) + 1;
  SPI_DH_REG(SPI1) = SPI_DH_REG(SPI1) + 1;
  (void)SPI_DH_Bits_MASK;
  (void)SPI_DH_Bits_SHIFT;
  (void)SPI_DH_Bits(1);
  SPI0_DH |= SPI_DH_Bits_MASK;
  SPI0_DH &= ~(1U << SPI_DH_Bits_SHIFT);
  SPI_CI_REG(SPI0) = SPI_CI_REG(SPI0) + 1;
  SPI_CI_REG(SPI1) = SPI_CI_REG(SPI1) + 1;
  (void)SPI_CI_SPRFCI_MASK;
  (void)SPI_CI_SPRFCI_SHIFT;
  SPI0_CI |= SPI_CI_SPRFCI_MASK;
  SPI0_CI &= ~(1U << SPI_CI_SPRFCI_SHIFT);
  (void)SPI_CI_SPTEFCI_MASK;
  (void)SPI_CI_SPTEFCI_SHIFT;
  SPI0_CI |= SPI_CI_SPTEFCI_MASK;
  SPI0_CI &= ~(1U << SPI_CI_SPTEFCI_SHIFT);
  (void)SPI_CI_RNFULLFCI_MASK;
  (void)SPI_CI_RNFULLFCI_SHIFT;
  SPI0_CI |= SPI_CI_RNFULLFCI_MASK;
  SPI0_CI &= ~(1U << SPI_CI_RNFULLFCI_SHIFT);
  (void)SPI_CI_TNEAREFCI_MASK;
  (void)SPI_CI_TNEAREFCI_SHIFT;
  SPI0_CI |= SPI_CI_TNEAREFCI_MASK;
  SPI0_CI &= ~(1U << SPI_CI_TNEAREFCI_SHIFT);
  (void)SPI_CI_RXFOF_MASK;
  (void)SPI_CI_RXFOF_SHIFT;
  SPI0_CI |= SPI_CI_RXFOF_MASK;
  SPI0_CI &= ~(1U << SPI_CI_RXFOF_SHIFT);
  (void)SPI_CI_TXFOF_MASK;
  (void)SPI_CI_TXFOF_SHIFT;
  SPI0_CI |= SPI_CI_TXFOF_MASK;
  SPI0_CI &= ~(1U << SPI_CI_TXFOF_SHIFT);
  (void)SPI_CI_RXFERR_MASK;
  (void)SPI_CI_RXFERR_SHIFT;
  SPI0_CI |= SPI_CI_RXFERR_MASK;
  SPI0_CI &= ~(1U << SPI_CI_RXFERR_SHIFT);
  (void)SPI_CI_TXFERR_MASK;
  (void)SPI_CI_TXFERR_SHIFT;
  SPI0_CI |= SPI_CI_TXFERR_MASK;
  SPI0_CI &= ~(1U << SPI_CI_TXFERR_SHIFT);
  SPI_C3_REG(SPI0) = SPI_C3_REG(SPI0) + 1;
  SPI_C3_REG(SPI1) = SPI_C3_REG(SPI1) + 1;
  (void)SPI_C3_FIFOMODE_MASK;
  (void)SPI_C3_FIFOMODE_SHIFT;
  SPI0_C3 |= SPI_C3_FIFOMODE_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_FIFOMODE_SHIFT);
  (void)SPI_C3_RNFULLIEN_MASK;
  (void)SPI_C3_RNFULLIEN_SHIFT;
  SPI0_C3 |= SPI_C3_RNFULLIEN_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_RNFULLIEN_SHIFT);
  (void)SPI_C3_TNEARIEN_MASK;
  (void)SPI_C3_TNEARIEN_SHIFT;
  SPI0_C3 |= SPI_C3_TNEARIEN_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_TNEARIEN_SHIFT);
  (void)SPI_C3_INTCLR_MASK;
  (void)SPI_C3_INTCLR_SHIFT;
  SPI0_C3 |= SPI_C3_INTCLR_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_INTCLR_SHIFT);
  (void)SPI_C3_RNFULLF_MARK_MASK;
  (void)SPI_C3_RNFULLF_MARK_SHIFT;
  SPI0_C3 |= SPI_C3_RNFULLF_MARK_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_RNFULLF_MARK_SHIFT);
  (void)SPI_C3_TNEAREF_MARK_MASK;
  (void)SPI_C3_TNEAREF_MARK_SHIFT;
  SPI0_C3 |= SPI_C3_TNEAREF_MARK_MASK;
  SPI0_C3 &= ~(1U << SPI_C3_TNEAREF_MARK_SHIFT);
}

void test_TMR(void) {
  (void)TMR0_BASE;
  (void)TMR0;
  (void)TMR1_BASE;
  (void)TMR1;
  (void)TMR2_BASE;
  (void)TMR2;
  (void)TMR3_BASE;
  (void)TMR3;
  TMR0_COMP1 = TMR0_COMP1 + 1;
  TMR0_COMP2 = TMR0_COMP2 + 1;
  TMR0_CAPT = TMR0_CAPT + 1;
  TMR0_LOAD = TMR0_LOAD + 1;
  TMR0_HOLD = TMR0_HOLD + 1;
  TMR0_CNTR = TMR0_CNTR + 1;
  TMR0_CTRL = TMR0_CTRL + 1;
  TMR0_SCTRL = TMR0_SCTRL + 1;
  TMR0_CMPLD1 = TMR0_CMPLD1 + 1;
  TMR0_CMPLD2 = TMR0_CMPLD2 + 1;
  TMR0_CSCTRL = TMR0_CSCTRL + 1;
  TMR0_FILT = TMR0_FILT + 1;
  TMR0_ENBL = TMR0_ENBL + 1;
  TMR1_COMP1 = TMR1_COMP1 + 1;
  TMR1_COMP2 = TMR1_COMP2 + 1;
  TMR1_CAPT = TMR1_CAPT + 1;
  TMR1_LOAD = TMR1_LOAD + 1;
  TMR1_HOLD = TMR1_HOLD + 1;
  TMR1_CNTR = TMR1_CNTR + 1;
  TMR1_CTRL = TMR1_CTRL + 1;
  TMR1_SCTRL = TMR1_SCTRL + 1;
  TMR1_CMPLD1 = TMR1_CMPLD1 + 1;
  TMR1_CMPLD2 = TMR1_CMPLD2 + 1;
  TMR1_CSCTRL = TMR1_CSCTRL + 1;
  TMR1_FILT = TMR1_FILT + 1;
  TMR2_COMP1 = TMR2_COMP1 + 1;
  TMR2_COMP2 = TMR2_COMP2 + 1;
  TMR2_CAPT = TMR2_CAPT + 1;
  TMR2_LOAD = TMR2_LOAD + 1;
  TMR2_HOLD = TMR2_HOLD + 1;
  TMR2_CNTR = TMR2_CNTR + 1;
  TMR2_CTRL = TMR2_CTRL + 1;
  TMR2_SCTRL = TMR2_SCTRL + 1;
  TMR2_CMPLD1 = TMR2_CMPLD1 + 1;
  TMR2_CMPLD2 = TMR2_CMPLD2 + 1;
  TMR2_CSCTRL = TMR2_CSCTRL + 1;
  TMR2_FILT = TMR2_FILT + 1;
  TMR3_COMP1 = TMR3_COMP1 + 1;
  TMR3_COMP2 = TMR3_COMP2 + 1;
  TMR3_CAPT = TMR3_CAPT + 1;
  TMR3_LOAD = TMR3_LOAD + 1;
  TMR3_HOLD = TMR3_HOLD + 1;
  TMR3_CNTR = TMR3_CNTR + 1;
  TMR3_CTRL = TMR3_CTRL + 1;
  TMR3_SCTRL = TMR3_SCTRL + 1;
  TMR3_CMPLD1 = TMR3_CMPLD1 + 1;
  TMR3_CMPLD2 = TMR3_CMPLD2 + 1;
  TMR3_CSCTRL = TMR3_CSCTRL + 1;
  TMR3_FILT = TMR3_FILT + 1;
  TMR_COMP1_REG(TMR0) = TMR_COMP1_REG(TMR0) + 1;
  TMR_COMP1_REG(TMR1) = TMR_COMP1_REG(TMR1) + 1;
  TMR_COMP1_REG(TMR2) = TMR_COMP1_REG(TMR2) + 1;
  TMR_COMP1_REG(TMR3) = TMR_COMP1_REG(TMR3) + 1;
  (void)TMR_COMP1_COMPARISON_1_MASK;
  (void)TMR_COMP1_COMPARISON_1_SHIFT;
  (void)TMR_COMP1_COMPARISON_1(1);
  TMR0_COMP1 |= TMR_COMP1_COMPARISON_1_MASK;
  TMR0_COMP1 &= ~(1U << TMR_COMP1_COMPARISON_1_SHIFT);
  TMR_COMP2_REG(TMR0) = TMR_COMP2_REG(TMR0) + 1;
  TMR_COMP2_REG(TMR1) = TMR_COMP2_REG(TMR1) + 1;
  TMR_COMP2_REG(TMR2) = TMR_COMP2_REG(TMR2) + 1;
  TMR_COMP2_REG(TMR3) = TMR_COMP2_REG(TMR3) + 1;
  (void)TMR_COMP2_COMPARISON_2_MASK;
  (void)TMR_COMP2_COMPARISON_2_SHIFT;
  (void)TMR_COMP2_COMPARISON_2(1);
  TMR0_COMP2 |= TMR_COMP2_COMPARISON_2_MASK;
  TMR0_COMP2 &= ~(1U << TMR_COMP2_COMPARISON_2_SHIFT);
  TMR_CAPT_REG(TMR0) = TMR_CAPT_REG(TMR0) + 1;
  TMR_CAPT_REG(TMR1) = TMR_CAPT_REG(TMR1) + 1;
  TMR_CAPT_REG(TMR2) = TMR_CAPT_REG(TMR2) + 1;
  TMR_CAPT_REG(TMR3) = TMR_CAPT_REG(TMR3) + 1;
  (void)TMR_CAPT_CAPTURE_MASK;
  (void)TMR_CAPT_CAPTURE_SHIFT;
  (void)TMR_CAPT_CAPTURE(1);
  TMR0_CAPT |= TMR_CAPT_CAPTURE_MASK;
  TMR0_CAPT &= ~(1U << TMR_CAPT_CAPTURE_SHIFT);
  TMR_LOAD_REG(TMR0) = TMR_LOAD_REG(TMR0) + 1;
  TMR_LOAD_REG(TMR1) = TMR_LOAD_REG(TMR1) + 1;
  TMR_LOAD_REG(TMR2) = TMR_LOAD_REG(TMR2) + 1;
  TMR_LOAD_REG(TMR3) = TMR_LOAD_REG(TMR3) + 1;
  (void)TMR_LOAD_LOAD_MASK;
  (void)TMR_LOAD_LOAD_SHIFT;
  (void)TMR_LOAD_LOAD(1);
  TMR0_LOAD |= TMR_LOAD_LOAD_MASK;
  TMR0_LOAD &= ~(1U << TMR_LOAD_LOAD_SHIFT);
  TMR_HOLD_REG(TMR0) = TMR_HOLD_REG(TMR0) + 1;
  TMR_HOLD_REG(TMR1) = TMR_HOLD_REG(TMR1) + 1;
  TMR_HOLD_REG(TMR2) = TMR_HOLD_REG(TMR2) + 1;
  TMR_HOLD_REG(TMR3) = TMR_HOLD_REG(TMR3) + 1;
  (void)TMR_HOLD_HOLD_MASK;
  (void)TMR_HOLD_HOLD_SHIFT;
  (void)TMR_HOLD_HOLD(1);
  TMR0_HOLD |= TMR_HOLD_HOLD_MASK;
  TMR0_HOLD &= ~(1U << TMR_HOLD_HOLD_SHIFT);
  TMR_CNTR_REG(TMR0) = TMR_CNTR_REG(TMR0) + 1;
  TMR_CNTR_REG(TMR1) = TMR_CNTR_REG(TMR1) + 1;
  TMR_CNTR_REG(TMR2) = TMR_CNTR_REG(TMR2) + 1;
  TMR_CNTR_REG(TMR3) = TMR_CNTR_REG(TMR3) + 1;
  (void)TMR_CNTR_COUNTER_MASK;
  (void)TMR_CNTR_COUNTER_SHIFT;
  (void)TMR_CNTR_COUNTER(1);
  TMR0_CNTR |= TMR_CNTR_COUNTER_MASK;
  TMR0_CNTR &= ~(1U << TMR_CNTR_COUNTER_SHIFT);
  TMR_CTRL_REG(TMR0) = TMR_CTRL_REG(TMR0) + 1;
  TMR_CTRL_REG(TMR1) = TMR_CTRL_REG(TMR1) + 1;
  TMR_CTRL_REG(TMR2) = TMR_CTRL_REG(TMR2) + 1;
  TMR_CTRL_REG(TMR3) = TMR_CTRL_REG(TMR3) + 1;
  (void)TMR_CTRL_OUTMODE_MASK;
  (void)TMR_CTRL_OUTMODE_SHIFT;
  (void)TMR_CTRL_OUTMODE(1);
  TMR0_CTRL |= TMR_CTRL_OUTMODE_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_OUTMODE_SHIFT);
  (void)TMR_CTRL_COINIT_MASK;
  (void)TMR_CTRL_COINIT_SHIFT;
  TMR0_CTRL |= TMR_CTRL_COINIT_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_COINIT_SHIFT);
  (void)TMR_CTRL_DIR_MASK;
  (void)TMR_CTRL_DIR_SHIFT;
  TMR0_CTRL |= TMR_CTRL_DIR_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_DIR_SHIFT);
  (void)TMR_CTRL_LENGTH_MASK;
  (void)TMR_CTRL_LENGTH_SHIFT;
  TMR0_CTRL |= TMR_CTRL_LENGTH_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_LENGTH_SHIFT);
  (void)TMR_CTRL_ONCE_MASK;
  (void)TMR_CTRL_ONCE_SHIFT;
  TMR0_CTRL |= TMR_CTRL_ONCE_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_ONCE_SHIFT);
  (void)TMR_CTRL_SCS_MASK;
  (void)TMR_CTRL_SCS_SHIFT;
  (void)TMR_CTRL_SCS(1);
  TMR0_CTRL |= TMR_CTRL_SCS_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_SCS_SHIFT);
  (void)TMR_CTRL_PCS_MASK;
  (void)TMR_CTRL_PCS_SHIFT;
  (void)TMR_CTRL_PCS(1);
  TMR0_CTRL |= TMR_CTRL_PCS_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_PCS_SHIFT);
  (void)TMR_CTRL_CM_MASK;
  (void)TMR_CTRL_CM_SHIFT;
  (void)TMR_CTRL_CM(1);
  TMR0_CTRL |= TMR_CTRL_CM_MASK;
  TMR0_CTRL &= ~(1U << TMR_CTRL_CM_SHIFT);
  TMR_SCTRL_REG(TMR0) = TMR_SCTRL_REG(TMR0) + 1;
  TMR_SCTRL_REG(TMR1) = TMR_SCTRL_REG(TMR1) + 1;
  TMR_SCTRL_REG(TMR2) = TMR_SCTRL_REG(TMR2) + 1;
  TMR_SCTRL_REG(TMR3) = TMR_SCTRL_REG(TMR3) + 1;
  (void)TMR_SCTRL_OEN_MASK;
  (void)TMR_SCTRL_OEN_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_OEN_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_OEN_SHIFT);
  (void)TMR_SCTRL_OPS_MASK;
  (void)TMR_SCTRL_OPS_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_OPS_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_OPS_SHIFT);
  (void)TMR_SCTRL_FORCE_MASK;
  (void)TMR_SCTRL_FORCE_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_FORCE_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_FORCE_SHIFT);
  (void)TMR_SCTRL_VAL_MASK;
  (void)TMR_SCTRL_VAL_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_VAL_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_VAL_SHIFT);
  (void)TMR_SCTRL_EEOF_MASK;
  (void)TMR_SCTRL_EEOF_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_EEOF_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_EEOF_SHIFT);
  (void)TMR_SCTRL_MSTR_MASK;
  (void)TMR_SCTRL_MSTR_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_MSTR_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_MSTR_SHIFT);
  (void)TMR_SCTRL_CAPTURE_MODE_MASK;
  (void)TMR_SCTRL_CAPTURE_MODE_SHIFT;
  (void)TMR_SCTRL_CAPTURE_MODE(1);
  TMR0_SCTRL |= TMR_SCTRL_CAPTURE_MODE_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_CAPTURE_MODE_SHIFT);
  (void)TMR_SCTRL_INPUT_MASK;
  (void)TMR_SCTRL_INPUT_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_INPUT_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_INPUT_SHIFT);
  (void)TMR_SCTRL_IPS_MASK;
  (void)TMR_SCTRL_IPS_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_IPS_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_IPS_SHIFT);
  (void)TMR_SCTRL_IEFIE_MASK;
  (void)TMR_SCTRL_IEFIE_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_IEFIE_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_IEFIE_SHIFT);
  (void)TMR_SCTRL_IEF_MASK;
  (void)TMR_SCTRL_IEF_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_IEF_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_IEF_SHIFT);
  (void)TMR_SCTRL_TOFIE_MASK;
  (void)TMR_SCTRL_TOFIE_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_TOFIE_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_TOFIE_SHIFT);
  (void)TMR_SCTRL_TOF_MASK;
  (void)TMR_SCTRL_TOF_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_TOF_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_TOF_SHIFT);
  (void)TMR_SCTRL_TCFIE_MASK;
  (void)TMR_SCTRL_TCFIE_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_TCFIE_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_TCFIE_SHIFT);
  (void)TMR_SCTRL_TCF_MASK;
  (void)TMR_SCTRL_TCF_SHIFT;
  TMR0_SCTRL |= TMR_SCTRL_TCF_MASK;
  TMR0_SCTRL &= ~(1U << TMR_SCTRL_TCF_SHIFT);
  TMR_CMPLD1_REG(TMR0) = TMR_CMPLD1_REG(TMR0) + 1;
  TMR_CMPLD1_REG(TMR1) = TMR_CMPLD1_REG(TMR1) + 1;
  TMR_CMPLD1_REG(TMR2) = TMR_CMPLD1_REG(TMR2) + 1;
  TMR_CMPLD1_REG(TMR3) = TMR_CMPLD1_REG(TMR3) + 1;
  (void)TMR_CMPLD1_COMPARATOR_LOAD_1_MASK;
  (void)TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT;
  (void)TMR_CMPLD1_COMPARATOR_LOAD_1(1);
  TMR0_CMPLD1 |= TMR_CMPLD1_COMPARATOR_LOAD_1_MASK;
  TMR0_CMPLD1 &= ~(1U << TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT);
  TMR_CMPLD2_REG(TMR0) = TMR_CMPLD2_REG(TMR0) + 1;
  TMR_CMPLD2_REG(TMR1) = TMR_CMPLD2_REG(TMR1) + 1;
  TMR_CMPLD2_REG(TMR2) = TMR_CMPLD2_REG(TMR2) + 1;
  TMR_CMPLD2_REG(TMR3) = TMR_CMPLD2_REG(TMR3) + 1;
  (void)TMR_CMPLD2_COMPARATOR_LOAD_2_MASK;
  (void)TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT;
  (void)TMR_CMPLD2_COMPARATOR_LOAD_2(1);
  TMR0_CMPLD2 |= TMR_CMPLD2_COMPARATOR_LOAD_2_MASK;
  TMR0_CMPLD2 &= ~(1U << TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT);
  TMR_CSCTRL_REG(TMR0) = TMR_CSCTRL_REG(TMR0) + 1;
  TMR_CSCTRL_REG(TMR1) = TMR_CSCTRL_REG(TMR1) + 1;
  TMR_CSCTRL_REG(TMR2) = TMR_CSCTRL_REG(TMR2) + 1;
  TMR_CSCTRL_REG(TMR3) = TMR_CSCTRL_REG(TMR3) + 1;
  (void)TMR_CSCTRL_CL1_MASK;
  (void)TMR_CSCTRL_CL1_SHIFT;
  (void)TMR_CSCTRL_CL1(1);
  TMR0_CSCTRL |= TMR_CSCTRL_CL1_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_CL1_SHIFT);
  (void)TMR_CSCTRL_CL2_MASK;
  (void)TMR_CSCTRL_CL2_SHIFT;
  (void)TMR_CSCTRL_CL2(1);
  TMR0_CSCTRL |= TMR_CSCTRL_CL2_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_CL2_SHIFT);
  (void)TMR_CSCTRL_TCF1_MASK;
  (void)TMR_CSCTRL_TCF1_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_TCF1_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_TCF1_SHIFT);
  (void)TMR_CSCTRL_TCF2_MASK;
  (void)TMR_CSCTRL_TCF2_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_TCF2_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_TCF2_SHIFT);
  (void)TMR_CSCTRL_TCF1EN_MASK;
  (void)TMR_CSCTRL_TCF1EN_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_TCF1EN_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_TCF1EN_SHIFT);
  (void)TMR_CSCTRL_TCF2EN_MASK;
  (void)TMR_CSCTRL_TCF2EN_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_TCF2EN_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_TCF2EN_SHIFT);
  (void)TMR_CSCTRL_UP_MASK;
  (void)TMR_CSCTRL_UP_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_UP_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_UP_SHIFT);
  (void)TMR_CSCTRL_TCI_MASK;
  (void)TMR_CSCTRL_TCI_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_TCI_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_TCI_SHIFT);
  (void)TMR_CSCTRL_ROC_MASK;
  (void)TMR_CSCTRL_ROC_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_ROC_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_ROC_SHIFT);
  (void)TMR_CSCTRL_ALT_LOAD_MASK;
  (void)TMR_CSCTRL_ALT_LOAD_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_ALT_LOAD_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_ALT_LOAD_SHIFT);
  (void)TMR_CSCTRL_FAULT_MASK;
  (void)TMR_CSCTRL_FAULT_SHIFT;
  TMR0_CSCTRL |= TMR_CSCTRL_FAULT_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_FAULT_SHIFT);
  (void)TMR_CSCTRL_DBG_EN_MASK;
  (void)TMR_CSCTRL_DBG_EN_SHIFT;
  (void)TMR_CSCTRL_DBG_EN(1);
  TMR0_CSCTRL |= TMR_CSCTRL_DBG_EN_MASK;
  TMR0_CSCTRL &= ~(1U << TMR_CSCTRL_DBG_EN_SHIFT);
  TMR_FILT_REG(TMR0) = TMR_FILT_REG(TMR0) + 1;
  TMR_FILT_REG(TMR1) = TMR_FILT_REG(TMR1) + 1;
  TMR_FILT_REG(TMR2) = TMR_FILT_REG(TMR2) + 1;
  TMR_FILT_REG(TMR3) = TMR_FILT_REG(TMR3) + 1;
  (void)TMR_FILT_FILT_PER_MASK;
  (void)TMR_FILT_FILT_PER_SHIFT;
  (void)TMR_FILT_FILT_PER(1);
  TMR0_FILT |= TMR_FILT_FILT_PER_MASK;
  TMR0_FILT &= ~(1U << TMR_FILT_FILT_PER_SHIFT);
  (void)TMR_FILT_FILT_CNT_MASK;
  (void)TMR_FILT_FILT_CNT_SHIFT;
  (void)TMR_FILT_FILT_CNT(1);
  TMR0_FILT |= TMR_FILT_FILT_CNT_MASK;
  TMR0_FILT &= ~(1U << TMR_FILT_FILT_CNT_SHIFT);
  TMR_ENBL_REG(TMR0) = TMR_ENBL_REG(TMR0) + 1;
  (void)TMR_ENBL_ENBL_MASK;
  (void)TMR_ENBL_ENBL_SHIFT;
  (void)TMR_ENBL_ENBL(1);
  TMR0_ENBL |= TMR_ENBL_ENBL_MASK;
  TMR0_ENBL &= ~(1U << TMR_ENBL_ENBL_SHIFT);
}

void test_UART(void) {
  (void)UART0_BASE;
  (void)UART0;
  (void)UART1_BASE;
  (void)UART1;
  (void)UART2_BASE;
  (void)UART2;
  (void)UART3_BASE;
  (void)UART3;
  UART0_BDH = UART0_BDH + 1;
  UART0_BDL = UART0_BDL + 1;
  UART0_C1 = UART0_C1 + 1;
  UART0_C2 = UART0_C2 + 1;
  UART0_S2 = UART0_S2 + 1;
  UART0_C3 = UART0_C3 + 1;
  UART0_D = UART0_D + 1;
  UART0_MA1 = UART0_MA1 + 1;
  UART0_MA2 = UART0_MA2 + 1;
  UART0_C4 = UART0_C4 + 1;
  UART0_C5 = UART0_C5 + 1;
  UART0_MODEM = UART0_MODEM + 1;
  UART0_PFIFO = UART0_PFIFO + 1;
  UART0_CFIFO = UART0_CFIFO + 1;
  UART0_SFIFO = UART0_SFIFO + 1;
  UART0_TWFIFO = UART0_TWFIFO + 1;
  UART0_RWFIFO = UART0_RWFIFO + 1;
  UART1_BDH = UART1_BDH + 1;
  UART1_BDL = UART1_BDL + 1;
  UART1_C1 = UART1_C1 + 1;
  UART1_C2 = UART1_C2 + 1;
  UART1_S2 = UART1_S2 + 1;
  UART1_C3 = UART1_C3 + 1;
  UART1_D = UART1_D + 1;
  UART1_MA1 = UART1_MA1 + 1;
  UART1_MA2 = UART1_MA2 + 1;
  UART1_C4 = UART1_C4 + 1;
  UART1_C5 = UART1_C5 + 1;
  UART1_MODEM = UART1_MODEM + 1;
  UART1_PFIFO = UART1_PFIFO + 1;
  UART1_CFIFO = UART1_CFIFO + 1;
  UART1_SFIFO = UART1_SFIFO + 1;
  UART1_TWFIFO = UART1_TWFIFO + 1;
  UART1_RWFIFO = UART1_RWFIFO + 1;
  UART1_C7816 = UART1_C7816 + 1;
  UART1_IE7816 = UART1_IE7816 + 1;
  UART1_IS7816 = UART1_IS7816 + 1;
  UART1_WP7816T0 = UART1_WP7816T0 + 1;
  UART1_WP7816T1 = UART1_WP7816T1 + 1;
  UART1_WN7816 = UART1_WN7816 + 1;
  UART1_WF7816 = UART1_WF7816 + 1;
  UART1_ET7816 = UART1_ET7816 + 1;
  UART1_TL7816 = UART1_TL7816 + 1;
  UART2_BDH = UART2_BDH + 1;
  UART2_BDL = UART2_BDL + 1;
  UART2_C1 = UART2_C1 + 1;
  UART2_C2 = UART2_C2 + 1;
  UART2_S2 = UART2_S2 + 1;
  UART2_C3 = UART2_C3 + 1;
  UART2_D = UART2_D + 1;
  UART2_MA1 = UART2_MA1 + 1;
  UART2_MA2 = UART2_MA2 + 1;
  UART2_C4 = UART2_C4 + 1;
  UART2_C5 = UART2_C5 + 1;
  UART2_MODEM = UART2_MODEM + 1;
  UART2_PFIFO = UART2_PFIFO + 1;
  UART2_CFIFO = UART2_CFIFO + 1;
  UART2_SFIFO = UART2_SFIFO + 1;
  UART2_TWFIFO = UART2_TWFIFO + 1;
  UART2_RWFIFO = UART2_RWFIFO + 1;
  UART3_BDH = UART3_BDH + 1;
  UART3_BDL = UART3_BDL + 1;
  UART3_C1 = UART3_C1 + 1;
  UART3_C2 = UART3_C2 + 1;
  UART3_S2 = UART3_S2 + 1;
  UART3_C3 = UART3_C3 + 1;
  UART3_D = UART3_D + 1;
  UART3_MA1 = UART3_MA1 + 1;
  UART3_MA2 = UART3_MA2 + 1;
  UART3_C4 = UART3_C4 + 1;
  UART3_C5 = UART3_C5 + 1;
  UART3_MODEM = UART3_MODEM + 1;
  UART3_PFIFO = UART3_PFIFO + 1;
  UART3_CFIFO = UART3_CFIFO + 1;
  UART3_SFIFO = UART3_SFIFO + 1;
  UART3_TWFIFO = UART3_TWFIFO + 1;
  UART3_RWFIFO = UART3_RWFIFO + 1;
  UART3_C7816 = UART3_C7816 + 1;
  UART3_IE7816 = UART3_IE7816 + 1;
  UART3_IS7816 = UART3_IS7816 + 1;
  UART3_WP7816T0 = UART3_WP7816T0 + 1;
  UART3_WP7816T1 = UART3_WP7816T1 + 1;
  UART3_WN7816 = UART3_WN7816 + 1;
  UART3_WF7816 = UART3_WF7816 + 1;
  UART3_ET7816 = UART3_ET7816 + 1;
  UART3_TL7816 = UART3_TL7816 + 1;
  UART_BDH_REG(UART0) = UART_BDH_REG(UART0) + 1;
  UART_BDH_REG(UART1) = UART_BDH_REG(UART1) + 1;
  UART_BDH_REG(UART2) = UART_BDH_REG(UART2) + 1;
  UART_BDH_REG(UART3) = UART_BDH_REG(UART3) + 1;
  (void)UART_BDH_SBR_MASK;
  (void)UART_BDH_SBR_SHIFT;
  (void)UART_BDH_SBR(1);
  UART0_BDH |= UART_BDH_SBR_MASK;
  UART0_BDH &= ~(1U << UART_BDH_SBR_SHIFT);
  (void)UART_BDH_RXEDGIE_MASK;
  (void)UART_BDH_RXEDGIE_SHIFT;
  UART0_BDH |= UART_BDH_RXEDGIE_MASK;
  UART0_BDH &= ~(1U << UART_BDH_RXEDGIE_SHIFT);
  UART_BDL_REG(UART0) = UART_BDL_REG(UART0) + 1;
  UART_BDL_REG(UART1) = UART_BDL_REG(UART1) + 1;
  UART_BDL_REG(UART2) = UART_BDL_REG(UART2) + 1;
  UART_BDL_REG(UART3) = UART_BDL_REG(UART3) + 1;
  (void)UART_BDL_SBR_MASK;
  (void)UART_BDL_SBR_SHIFT;
  (void)UART_BDL_SBR(1);
  UART0_BDL |= UART_BDL_SBR_MASK;
  UART0_BDL &= ~(1U << UART_BDL_SBR_SHIFT);
  UART_C1_REG(UART0) = UART_C1_REG(UART0) + 1;
  UART_C1_REG(UART1) = UART_C1_REG(UART1) + 1;
  UART_C1_REG(UART2) = UART_C1_REG(UART2) + 1;
  UART_C1_REG(UART3) = UART_C1_REG(UART3) + 1;
  (void)UART_C1_PT_MASK;
  (void)UART_C1_PT_SHIFT;
  UART0_C1 |= UART_C1_PT_MASK;
  UART0_C1 &= ~(1U << UART_C1_PT_SHIFT);
  (void)UART_C1_PE_MASK;
  (void)UART_C1_PE_SHIFT;
  UART0_C1 |= UART_C1_PE_MASK;
  UART0_C1 &= ~(1U << UART_C1_PE_SHIFT);
  (void)UART_C1_ILT_MASK;
  (void)UART_C1_ILT_SHIFT;
  UART0_C1 |= UART_C1_ILT_MASK;
  UART0_C1 &= ~(1U << UART_C1_ILT_SHIFT);
  (void)UART_C1_WAKE_MASK;
  (void)UART_C1_WAKE_SHIFT;
  UART0_C1 |= UART_C1_WAKE_MASK;
  UART0_C1 &= ~(1U << UART_C1_WAKE_SHIFT);
  (void)UART_C1_M_MASK;
  (void)UART_C1_M_SHIFT;
  UART0_C1 |= UART_C1_M_MASK;
  UART0_C1 &= ~(1U << UART_C1_M_SHIFT);
  (void)UART_C1_RSRC_MASK;
  (void)UART_C1_RSRC_SHIFT;
  UART0_C1 |= UART_C1_RSRC_MASK;
  UART0_C1 &= ~(1U << UART_C1_RSRC_SHIFT);
  (void)UART_C1_LOOPS_MASK;
  (void)UART_C1_LOOPS_SHIFT;
  UART0_C1 |= UART_C1_LOOPS_MASK;
  UART0_C1 &= ~(1U << UART_C1_LOOPS_SHIFT);
  UART_C2_REG(UART0) = UART_C2_REG(UART0) + 1;
  UART_C2_REG(UART1) = UART_C2_REG(UART1) + 1;
  UART_C2_REG(UART2) = UART_C2_REG(UART2) + 1;
  UART_C2_REG(UART3) = UART_C2_REG(UART3) + 1;
  (void)UART_C2_SBK_MASK;
  (void)UART_C2_SBK_SHIFT;
  UART0_C2 |= UART_C2_SBK_MASK;
  UART0_C2 &= ~(1U << UART_C2_SBK_SHIFT);
  (void)UART_C2_RWU_MASK;
  (void)UART_C2_RWU_SHIFT;
  UART0_C2 |= UART_C2_RWU_MASK;
  UART0_C2 &= ~(1U << UART_C2_RWU_SHIFT);
  (void)UART_C2_RE_MASK;
  (void)UART_C2_RE_SHIFT;
  UART0_C2 |= UART_C2_RE_MASK;
  UART0_C2 &= ~(1U << UART_C2_RE_SHIFT);
  (void)UART_C2_TE_MASK;
  (void)UART_C2_TE_SHIFT;
  UART0_C2 |= UART_C2_TE_MASK;
  UART0_C2 &= ~(1U << UART_C2_TE_SHIFT);
  (void)UART_C2_ILIE_MASK;
  (void)UART_C2_ILIE_SHIFT;
  UART0_C2 |= UART_C2_ILIE_MASK;
  UART0_C2 &= ~(1U << UART_C2_ILIE_SHIFT);
  (void)UART_C2_RIE_MASK;
  (void)UART_C2_RIE_SHIFT;
  UART0_C2 |= UART_C2_RIE_MASK;
  UART0_C2 &= ~(1U << UART_C2_RIE_SHIFT);
  (void)UART_C2_TCIE_MASK;
  (void)UART_C2_TCIE_SHIFT;
  UART0_C2 |= UART_C2_TCIE_MASK;
  UART0_C2 &= ~(1U << UART_C2_TCIE_SHIFT);
  (void)UART_C2_TIE_MASK;
  (void)UART_C2_TIE_SHIFT;
  UART0_C2 |= UART_C2_TIE_MASK;
  UART0_C2 &= ~(1U << UART_C2_TIE_SHIFT);
  (void)UART_S1_PF_MASK;
  (void)UART_S1_PF_SHIFT;
  (void)UART_S1_FE_MASK;
  (void)UART_S1_FE_SHIFT;
  (void)UART_S1_NF_MASK;
  (void)UART_S1_NF_SHIFT;
  (void)UART_S1_OR_MASK;
  (void)UART_S1_OR_SHIFT;
  (void)UART_S1_IDLE_MASK;
  (void)UART_S1_IDLE_SHIFT;
  (void)UART_S1_RDRF_MASK;
  (void)UART_S1_RDRF_SHIFT;
  (void)UART_S1_TC_MASK;
  (void)UART_S1_TC_SHIFT;
  (void)UART_S1_TDRE_MASK;
  (void)UART_S1_TDRE_SHIFT;
  UART_S2_REG(UART0) = UART_S2_REG(UART0) + 1;
  UART_S2_REG(UART1) = UART_S2_REG(UART1) + 1;
  UART_S2_REG(UART2) = UART_S2_REG(UART2) + 1;
  UART_S2_REG(UART3) = UART_S2_REG(UART3) + 1;
  (void)UART_S2_RAF_MASK;
  (void)UART_S2_RAF_SHIFT;
  UART0_S2 |= UART_S2_RAF_MASK;
  UART0_S2 &= ~(1U << UART_S2_RAF_SHIFT);
  (void)UART_S2_BRK13_MASK;
  (void)UART_S2_BRK13_SHIFT;
  UART0_S2 |= UART_S2_BRK13_MASK;
  UART0_S2 &= ~(1U << UART_S2_BRK13_SHIFT);
  (void)UART_S2_RWUID_MASK;
  (void)UART_S2_RWUID_SHIFT;
  UART0_S2 |= UART_S2_RWUID_MASK;
  UART0_S2 &= ~(1U << UART_S2_RWUID_SHIFT);
  (void)UART_S2_RXINV_MASK;
  (void)UART_S2_RXINV_SHIFT;
  UART0_S2 |= UART_S2_RXINV_MASK;
  UART0_S2 &= ~(1U << UART_S2_RXINV_SHIFT);
  (void)UART_S2_MSBF_MASK;
  (void)UART_S2_MSBF_SHIFT;
  UART0_S2 |= UART_S2_MSBF_MASK;
  UART0_S2 &= ~(1U << UART_S2_MSBF_SHIFT);
  (void)UART_S2_RXEDGIF_MASK;
  (void)UART_S2_RXEDGIF_SHIFT;
  UART0_S2 |= UART_S2_RXEDGIF_MASK;
  UART0_S2 &= ~(1U << UART_S2_RXEDGIF_SHIFT);
  UART_C3_REG(UART0) = UART_C3_REG(UART0) + 1;
  UART_C3_REG(UART1) = UART_C3_REG(UART1) + 1;
  UART_C3_REG(UART2) = UART_C3_REG(UART2) + 1;
  UART_C3_REG(UART3) = UART_C3_REG(UART3) + 1;
  (void)UART_C3_PEIE_MASK;
  (void)UART_C3_PEIE_SHIFT;
  UART0_C3 |= UART_C3_PEIE_MASK;
  UART0_C3 &= ~(1U << UART_C3_PEIE_SHIFT);
  (void)UART_C3_FEIE_MASK;
  (void)UART_C3_FEIE_SHIFT;
  UART0_C3 |= UART_C3_FEIE_MASK;
  UART0_C3 &= ~(1U << UART_C3_FEIE_SHIFT);
  (void)UART_C3_NEIE_MASK;
  (void)UART_C3_NEIE_SHIFT;
  UART0_C3 |= UART_C3_NEIE_MASK;
  UART0_C3 &= ~(1U << UART_C3_NEIE_SHIFT);
  (void)UART_C3_ORIE_MASK;
  (void)UART_C3_ORIE_SHIFT;
  UART0_C3 |= UART_C3_ORIE_MASK;
  UART0_C3 &= ~(1U << UART_C3_ORIE_SHIFT);
  (void)UART_C3_TXINV_MASK;
  (void)UART_C3_TXINV_SHIFT;
  UART0_C3 |= UART_C3_TXINV_MASK;
  UART0_C3 &= ~(1U << UART_C3_TXINV_SHIFT);
  (void)UART_C3_TXDIR_MASK;
  (void)UART_C3_TXDIR_SHIFT;
  UART0_C3 |= UART_C3_TXDIR_MASK;
  UART0_C3 &= ~(1U << UART_C3_TXDIR_SHIFT);
  (void)UART_C3_T8_MASK;
  (void)UART_C3_T8_SHIFT;
  UART0_C3 |= UART_C3_T8_MASK;
  UART0_C3 &= ~(1U << UART_C3_T8_SHIFT);
  (void)UART_C3_R8_MASK;
  (void)UART_C3_R8_SHIFT;
  UART0_C3 |= UART_C3_R8_MASK;
  UART0_C3 &= ~(1U << UART_C3_R8_SHIFT);
  UART_D_REG(UART0) = UART_D_REG(UART0) + 1;
  UART_D_REG(UART1) = UART_D_REG(UART1) + 1;
  UART_D_REG(UART2) = UART_D_REG(UART2) + 1;
  UART_D_REG(UART3) = UART_D_REG(UART3) + 1;
  (void)UART_D_RT_MASK;
  (void)UART_D_RT_SHIFT;
  (void)UART_D_RT(1);
  UART0_D |= UART_D_RT_MASK;
  UART0_D &= ~(1U << UART_D_RT_SHIFT);
  UART_MA1_REG(UART0) = UART_MA1_REG(UART0) + 1;
  UART_MA1_REG(UART1) = UART_MA1_REG(UART1) + 1;
  UART_MA1_REG(UART2) = UART_MA1_REG(UART2) + 1;
  UART_MA1_REG(UART3) = UART_MA1_REG(UART3) + 1;
  (void)UART_MA1_MA_MASK;
  (void)UART_MA1_MA_SHIFT;
  (void)UART_MA1_MA(1);
  UART0_MA1 |= UART_MA1_MA_MASK;
  UART0_MA1 &= ~(1U << UART_MA1_MA_SHIFT);
  UART_MA2_REG(UART0) = UART_MA2_REG(UART0) + 1;
  UART_MA2_REG(UART1) = UART_MA2_REG(UART1) + 1;
  UART_MA2_REG(UART2) = UART_MA2_REG(UART2) + 1;
  UART_MA2_REG(UART3) = UART_MA2_REG(UART3) + 1;
  (void)UART_MA2_MA_MASK;
  (void)UART_MA2_MA_SHIFT;
  (void)UART_MA2_MA(1);
  UART0_MA2 |= UART_MA2_MA_MASK;
  UART0_MA2 &= ~(1U << UART_MA2_MA_SHIFT);
  UART_C4_REG(UART0) = UART_C4_REG(UART0) + 1;
  UART_C4_REG(UART1) = UART_C4_REG(UART1) + 1;
  UART_C4_REG(UART2) = UART_C4_REG(UART2) + 1;
  UART_C4_REG(UART3) = UART_C4_REG(UART3) + 1;
  (void)UART_C4_BRFA_MASK;
  (void)UART_C4_BRFA_SHIFT;
  (void)UART_C4_BRFA(1);
  UART0_C4 |= UART_C4_BRFA_MASK;
  UART0_C4 &= ~(1U << UART_C4_BRFA_SHIFT);
  (void)UART_C4_M10_MASK;
  (void)UART_C4_M10_SHIFT;
  UART0_C4 |= UART_C4_M10_MASK;
  UART0_C4 &= ~(1U << UART_C4_M10_SHIFT);
  (void)UART_C4_MAEN2_MASK;
  (void)UART_C4_MAEN2_SHIFT;
  UART0_C4 |= UART_C4_MAEN2_MASK;
  UART0_C4 &= ~(1U << UART_C4_MAEN2_SHIFT);
  (void)UART_C4_MAEN1_MASK;
  (void)UART_C4_MAEN1_SHIFT;
  UART0_C4 |= UART_C4_MAEN1_MASK;
  UART0_C4 &= ~(1U << UART_C4_MAEN1_SHIFT);
  UART_C5_REG(UART0) = UART_C5_REG(UART0) + 1;
  UART_C5_REG(UART1) = UART_C5_REG(UART1) + 1;
  UART_C5_REG(UART2) = UART_C5_REG(UART2) + 1;
  UART_C5_REG(UART3) = UART_C5_REG(UART3) + 1;
  (void)UART_C5_RDMAS_MASK;
  (void)UART_C5_RDMAS_SHIFT;
  UART0_C5 |= UART_C5_RDMAS_MASK;
  UART0_C5 &= ~(1U << UART_C5_RDMAS_SHIFT);
  (void)UART_C5_TDMAS_MASK;
  (void)UART_C5_TDMAS_SHIFT;
  UART0_C5 |= UART_C5_TDMAS_MASK;
  UART0_C5 &= ~(1U << UART_C5_TDMAS_SHIFT);
  (void)UART_ED_PARITYE_MASK;
  (void)UART_ED_PARITYE_SHIFT;
  (void)UART_ED_NOISY_MASK;
  (void)UART_ED_NOISY_SHIFT;
  UART_MODEM_REG(UART0) = UART_MODEM_REG(UART0) + 1;
  UART_MODEM_REG(UART1) = UART_MODEM_REG(UART1) + 1;
  UART_MODEM_REG(UART2) = UART_MODEM_REG(UART2) + 1;
  UART_MODEM_REG(UART3) = UART_MODEM_REG(UART3) + 1;
  (void)UART_MODEM_TXCTSE_MASK;
  (void)UART_MODEM_TXCTSE_SHIFT;
  UART0_MODEM |= UART_MODEM_TXCTSE_MASK;
  UART0_MODEM &= ~(1U << UART_MODEM_TXCTSE_SHIFT);
  (void)UART_MODEM_TXRTSE_MASK;
  (void)UART_MODEM_TXRTSE_SHIFT;
  UART0_MODEM |= UART_MODEM_TXRTSE_MASK;
  UART0_MODEM &= ~(1U << UART_MODEM_TXRTSE_SHIFT);
  (void)UART_MODEM_TXRTSPOL_MASK;
  (void)UART_MODEM_TXRTSPOL_SHIFT;
  UART0_MODEM |= UART_MODEM_TXRTSPOL_MASK;
  UART0_MODEM &= ~(1U << UART_MODEM_TXRTSPOL_SHIFT);
  (void)UART_MODEM_RXRTSE_MASK;
  (void)UART_MODEM_RXRTSE_SHIFT;
  UART0_MODEM |= UART_MODEM_RXRTSE_MASK;
  UART0_MODEM &= ~(1U << UART_MODEM_RXRTSE_SHIFT);
  UART_PFIFO_REG(UART0) = UART_PFIFO_REG(UART0) + 1;
  UART_PFIFO_REG(UART1) = UART_PFIFO_REG(UART1) + 1;
  UART_PFIFO_REG(UART2) = UART_PFIFO_REG(UART2) + 1;
  UART_PFIFO_REG(UART3) = UART_PFIFO_REG(UART3) + 1;
  (void)UART_PFIFO_RXFIFOSIZE_MASK;
  (void)UART_PFIFO_RXFIFOSIZE_SHIFT;
  (void)UART_PFIFO_RXFIFOSIZE(1);
  UART0_PFIFO |= UART_PFIFO_RXFIFOSIZE_MASK;
  UART0_PFIFO &= ~(1U << UART_PFIFO_RXFIFOSIZE_SHIFT);
  (void)UART_PFIFO_RXFE_MASK;
  (void)UART_PFIFO_RXFE_SHIFT;
  UART0_PFIFO |= UART_PFIFO_RXFE_MASK;
  UART0_PFIFO &= ~(1U << UART_PFIFO_RXFE_SHIFT);
  (void)UART_PFIFO_TXFIFOSIZE_MASK;
  (void)UART_PFIFO_TXFIFOSIZE_SHIFT;
  (void)UART_PFIFO_TXFIFOSIZE(1);
  UART0_PFIFO |= UART_PFIFO_TXFIFOSIZE_MASK;
  UART0_PFIFO &= ~(1U << UART_PFIFO_TXFIFOSIZE_SHIFT);
  (void)UART_PFIFO_TXFE_MASK;
  (void)UART_PFIFO_TXFE_SHIFT;
  UART0_PFIFO |= UART_PFIFO_TXFE_MASK;
  UART0_PFIFO &= ~(1U << UART_PFIFO_TXFE_SHIFT);
  UART_CFIFO_REG(UART0) = UART_CFIFO_REG(UART0) + 1;
  UART_CFIFO_REG(UART1) = UART_CFIFO_REG(UART1) + 1;
  UART_CFIFO_REG(UART2) = UART_CFIFO_REG(UART2) + 1;
  UART_CFIFO_REG(UART3) = UART_CFIFO_REG(UART3) + 1;
  (void)UART_CFIFO_RXUFE_MASK;
  (void)UART_CFIFO_RXUFE_SHIFT;
  UART0_CFIFO |= UART_CFIFO_RXUFE_MASK;
  UART0_CFIFO &= ~(1U << UART_CFIFO_RXUFE_SHIFT);
  (void)UART_CFIFO_TXOFE_MASK;
  (void)UART_CFIFO_TXOFE_SHIFT;
  UART0_CFIFO |= UART_CFIFO_TXOFE_MASK;
  UART0_CFIFO &= ~(1U << UART_CFIFO_TXOFE_SHIFT);
  (void)UART_CFIFO_RXOFE_MASK;
  (void)UART_CFIFO_RXOFE_SHIFT;
  UART0_CFIFO |= UART_CFIFO_RXOFE_MASK;
  UART0_CFIFO &= ~(1U << UART_CFIFO_RXOFE_SHIFT);
  (void)UART_CFIFO_RXFLUSH_MASK;
  (void)UART_CFIFO_RXFLUSH_SHIFT;
  UART0_CFIFO |= UART_CFIFO_RXFLUSH_MASK;
  UART0_CFIFO &= ~(1U << UART_CFIFO_RXFLUSH_SHIFT);
  (void)UART_CFIFO_TXFLUSH_MASK;
  (void)UART_CFIFO_TXFLUSH_SHIFT;
  UART0_CFIFO |= UART_CFIFO_TXFLUSH_MASK;
  UART0_CFIFO &= ~(1U << UART_CFIFO_TXFLUSH_SHIFT);
  UART_SFIFO_REG(UART0) = UART_SFIFO_REG(UART0) + 1;
  UART_SFIFO_REG(UART1) = UART_SFIFO_REG(UART1) + 1;
  UART_SFIFO_REG(UART2) = UART_SFIFO_REG(UART2) + 1;
  UART_SFIFO_REG(UART3) = UART_SFIFO_REG(UART3) + 1;
  (void)UART_SFIFO_RXUF_MASK;
  (void)UART_SFIFO_RXUF_SHIFT;
  UART0_SFIFO |= UART_SFIFO_RXUF_MASK;
  UART0_SFIFO &= ~(1U << UART_SFIFO_RXUF_SHIFT);
  (void)UART_SFIFO_TXOF_MASK;
  (void)UART_SFIFO_TXOF_SHIFT;
  UART0_SFIFO |= UART_SFIFO_TXOF_MASK;
  UART0_SFIFO &= ~(1U << UART_SFIFO_TXOF_SHIFT);
  (void)UART_SFIFO_RXOF_MASK;
  (void)UART_SFIFO_RXOF_SHIFT;
  UART0_SFIFO |= UART_SFIFO_RXOF_MASK;
  UART0_SFIFO &= ~(1U << UART_SFIFO_RXOF_SHIFT);
  (void)UART_SFIFO_RXEMPT_MASK;
  (void)UART_SFIFO_RXEMPT_SHIFT;
  UART0_SFIFO |= UART_SFIFO_RXEMPT_MASK;
  UART0_SFIFO &= ~(1U << UART_SFIFO_RXEMPT_SHIFT);
  (void)UART_SFIFO_TXEMPT_MASK;
  (void)UART_SFIFO_TXEMPT_SHIFT;
  UART0_SFIFO |= UART_SFIFO_TXEMPT_MASK;
  UART0_SFIFO &= ~(1U << UART_SFIFO_TXEMPT_SHIFT);
  UART_TWFIFO_REG(UART0) = UART_TWFIFO_REG(UART0) + 1;
  UART_TWFIFO_REG(UART1) = UART_TWFIFO_REG(UART1) + 1;
  UART_TWFIFO_REG(UART2) = UART_TWFIFO_REG(UART2) + 1;
  UART_TWFIFO_REG(UART3) = UART_TWFIFO_REG(UART3) + 1;
  (void)UART_TWFIFO_TXWATER_MASK;
  (void)UART_TWFIFO_TXWATER_SHIFT;
  (void)UART_TWFIFO_TXWATER(1);
  UART0_TWFIFO |= UART_TWFIFO_TXWATER_MASK;
  UART0_TWFIFO &= ~(1U << UART_TWFIFO_TXWATER_SHIFT);
  (void)UART_TCFIFO_TXCOUNT_MASK;
  (void)UART_TCFIFO_TXCOUNT_SHIFT;
  (void)UART_TCFIFO_TXCOUNT(1);
  UART_RWFIFO_REG(UART0) = UART_RWFIFO_REG(UART0) + 1;
  UART_RWFIFO_REG(UART1) = UART_RWFIFO_REG(UART1) + 1;
  UART_RWFIFO_REG(UART2) = UART_RWFIFO_REG(UART2) + 1;
  UART_RWFIFO_REG(UART3) = UART_RWFIFO_REG(UART3) + 1;
  (void)UART_RWFIFO_RXWATER_MASK;
  (void)UART_RWFIFO_RXWATER_SHIFT;
  (void)UART_RWFIFO_RXWATER(1);
  UART0_RWFIFO |= UART_RWFIFO_RXWATER_MASK;
  UART0_RWFIFO &= ~(1U << UART_RWFIFO_RXWATER_SHIFT);
  (void)UART_RCFIFO_RXCOUNT_MASK;
  (void)UART_RCFIFO_RXCOUNT_SHIFT;
  (void)UART_RCFIFO_RXCOUNT(1);
  UART_C7816_REG(UART1) = UART_C7816_REG(UART1) + 1;
  UART_C7816_REG(UART3) = UART_C7816_REG(UART3) + 1;
  (void)UART_C7816_ISO_7816E_MASK;
  (void)UART_C7816_ISO_7816E_SHIFT;
  UART1_C7816 |= UART_C7816_ISO_7816E_MASK;
  UART1_C7816 &= ~(1U << UART_C7816_ISO_7816E_SHIFT);
  (void)UART_C7816_TTYPE_MASK;
  (void)UART_C7816_TTYPE_SHIFT;
  UART1_C7816 |= UART_C7816_TTYPE_MASK;
  UART1_C7816 &= ~(1U << UART_C7816_TTYPE_SHIFT);
  (void)UART_C7816_INIT_MASK;
  (void)UART_C7816_INIT_SHIFT;
  UART1_C7816 |= UART_C7816_INIT_MASK;
  UART1_C7816 &= ~(1U << UART_C7816_INIT_SHIFT);
  (void)UART_C7816_ANACK_MASK;
  (void)UART_C7816_ANACK_SHIFT;
  UART1_C7816 |= UART_C7816_ANACK_MASK;
  UART1_C7816 &= ~(1U << UART_C7816_ANACK_SHIFT);
  (void)UART_C7816_ONACK_MASK;
  (void)UART_C7816_ONACK_SHIFT;
  UART1_C7816 |= UART_C7816_ONACK_MASK;
  UART1_C7816 &= ~(1U << UART_C7816_ONACK_SHIFT);
  UART_IE7816_REG(UART1) = UART_IE7816_REG(UART1) + 1;
  UART_IE7816_REG(UART3) = UART_IE7816_REG(UART3) + 1;
  (void)UART_IE7816_RXTE_MASK;
  (void)UART_IE7816_RXTE_SHIFT;
  UART1_IE7816 |= UART_IE7816_RXTE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_RXTE_SHIFT);
  (void)UART_IE7816_TXTE_MASK;
  (void)UART_IE7816_TXTE_SHIFT;
  UART1_IE7816 |= UART_IE7816_TXTE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_TXTE_SHIFT);
  (void)UART_IE7816_GTVE_MASK;
  (void)UART_IE7816_GTVE_SHIFT;
  UART1_IE7816 |= UART_IE7816_GTVE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_GTVE_SHIFT);
  (void)UART_IE7816_INITDE_MASK;
  (void)UART_IE7816_INITDE_SHIFT;
  UART1_IE7816 |= UART_IE7816_INITDE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_INITDE_SHIFT);
  (void)UART_IE7816_BWTE_MASK;
  (void)UART_IE7816_BWTE_SHIFT;
  UART1_IE7816 |= UART_IE7816_BWTE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_BWTE_SHIFT);
  (void)UART_IE7816_CWTE_MASK;
  (void)UART_IE7816_CWTE_SHIFT;
  UART1_IE7816 |= UART_IE7816_CWTE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_CWTE_SHIFT);
  (void)UART_IE7816_WTE_MASK;
  (void)UART_IE7816_WTE_SHIFT;
  UART1_IE7816 |= UART_IE7816_WTE_MASK;
  UART1_IE7816 &= ~(1U << UART_IE7816_WTE_SHIFT);
  UART_IS7816_REG(UART1) = UART_IS7816_REG(UART1) + 1;
  UART_IS7816_REG(UART3) = UART_IS7816_REG(UART3) + 1;
  (void)UART_IS7816_RXT_MASK;
  (void)UART_IS7816_RXT_SHIFT;
  UART1_IS7816 |= UART_IS7816_RXT_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_RXT_SHIFT);
  (void)UART_IS7816_TXT_MASK;
  (void)UART_IS7816_TXT_SHIFT;
  UART1_IS7816 |= UART_IS7816_TXT_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_TXT_SHIFT);
  (void)UART_IS7816_GTV_MASK;
  (void)UART_IS7816_GTV_SHIFT;
  UART1_IS7816 |= UART_IS7816_GTV_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_GTV_SHIFT);
  (void)UART_IS7816_INITD_MASK;
  (void)UART_IS7816_INITD_SHIFT;
  UART1_IS7816 |= UART_IS7816_INITD_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_INITD_SHIFT);
  (void)UART_IS7816_BWT_MASK;
  (void)UART_IS7816_BWT_SHIFT;
  UART1_IS7816 |= UART_IS7816_BWT_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_BWT_SHIFT);
  (void)UART_IS7816_CWT_MASK;
  (void)UART_IS7816_CWT_SHIFT;
  UART1_IS7816 |= UART_IS7816_CWT_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_CWT_SHIFT);
  (void)UART_IS7816_WT_MASK;
  (void)UART_IS7816_WT_SHIFT;
  UART1_IS7816 |= UART_IS7816_WT_MASK;
  UART1_IS7816 &= ~(1U << UART_IS7816_WT_SHIFT);
  UART_WP7816T0_REG(UART1) = UART_WP7816T0_REG(UART1) + 1;
  UART_WP7816T0_REG(UART3) = UART_WP7816T0_REG(UART3) + 1;
  (void)UART_WP7816T0_WI_MASK;
  (void)UART_WP7816T0_WI_SHIFT;
  (void)UART_WP7816T0_WI(1);
  UART1_WP7816T0 |= UART_WP7816T0_WI_MASK;
  UART1_WP7816T0 &= ~(1U << UART_WP7816T0_WI_SHIFT);
  UART_WP7816T1_REG(UART1) = UART_WP7816T1_REG(UART1) + 1;
  UART_WP7816T1_REG(UART3) = UART_WP7816T1_REG(UART3) + 1;
  (void)UART_WP7816T1_BWI_MASK;
  (void)UART_WP7816T1_BWI_SHIFT;
  (void)UART_WP7816T1_BWI(1);
  UART1_WP7816T1 |= UART_WP7816T1_BWI_MASK;
  UART1_WP7816T1 &= ~(1U << UART_WP7816T1_BWI_SHIFT);
  (void)UART_WP7816T1_CWI_MASK;
  (void)UART_WP7816T1_CWI_SHIFT;
  (void)UART_WP7816T1_CWI(1);
  UART1_WP7816T1 |= UART_WP7816T1_CWI_MASK;
  UART1_WP7816T1 &= ~(1U << UART_WP7816T1_CWI_SHIFT);
  UART_WN7816_REG(UART1) = UART_WN7816_REG(UART1) + 1;
  UART_WN7816_REG(UART3) = UART_WN7816_REG(UART3) + 1;
  (void)UART_WN7816_GTN_MASK;
  (void)UART_WN7816_GTN_SHIFT;
  (void)UART_WN7816_GTN(1);
  UART1_WN7816 |= UART_WN7816_GTN_MASK;
  UART1_WN7816 &= ~(1U << UART_WN7816_GTN_SHIFT);
  UART_WF7816_REG(UART1) = UART_WF7816_REG(UART1) + 1;
  UART_WF7816_REG(UART3) = UART_WF7816_REG(UART3) + 1;
  (void)UART_WF7816_GTFD_MASK;
  (void)UART_WF7816_GTFD_SHIFT;
  (void)UART_WF7816_GTFD(1);
  UART1_WF7816 |= UART_WF7816_GTFD_MASK;
  UART1_WF7816 &= ~(1U << UART_WF7816_GTFD_SHIFT);
  UART_ET7816_REG(UART1) = UART_ET7816_REG(UART1) + 1;
  UART_ET7816_REG(UART3) = UART_ET7816_REG(UART3) + 1;
  (void)UART_ET7816_RXTHRESHOLD_MASK;
  (void)UART_ET7816_RXTHRESHOLD_SHIFT;
  (void)UART_ET7816_RXTHRESHOLD(1);
  UART1_ET7816 |= UART_ET7816_RXTHRESHOLD_MASK;
  UART1_ET7816 &= ~(1U << UART_ET7816_RXTHRESHOLD_SHIFT);
  (void)UART_ET7816_TXTHRESHOLD_MASK;
  (void)UART_ET7816_TXTHRESHOLD_SHIFT;
  (void)UART_ET7816_TXTHRESHOLD(1);
  UART1_ET7816 |= UART_ET7816_TXTHRESHOLD_MASK;
  UART1_ET7816 &= ~(1U << UART_ET7816_TXTHRESHOLD_SHIFT);
  UART_TL7816_REG(UART1) = UART_TL7816_REG(UART1) + 1;
  UART_TL7816_REG(UART3) = UART_TL7816_REG(UART3) + 1;
  (void)UART_TL7816_TLEN_MASK;
  (void)UART_TL7816_TLEN_SHIFT;
  (void)UART_TL7816_TLEN(1);
  UART1_TL7816 |= UART_TL7816_TLEN_MASK;
  UART1_TL7816 &= ~(1U << UART_TL7816_TLEN_SHIFT);
}

void test_VREF(void) {
  (void)VREF_BASE;
  (void)VREF;
  VREF_VREFH_TRM = VREF_VREFH_TRM + 1;
  VREF_VREFH_SC = VREF_VREFH_SC + 1;
  VREF_VREFL_TRM = VREF_VREFL_TRM + 1;
  VREF_VREFH_TRM_REG(VREF) = VREF_VREFH_TRM_REG(VREF) + 1;
  (void)VREF_VREFH_TRM_TRIM_MASK;
  (void)VREF_VREFH_TRM_TRIM_SHIFT;
  (void)VREF_VREFH_TRM_TRIM(1);
  VREF_VREFH_TRM |= VREF_VREFH_TRM_TRIM_MASK;
  VREF_VREFH_TRM &= ~(1U << VREF_VREFH_TRM_TRIM_SHIFT);
  (void)VREF_VREFH_TRM_CHOPEN_MASK;
  (void)VREF_VREFH_TRM_CHOPEN_SHIFT;
  VREF_VREFH_TRM |= VREF_VREFH_TRM_CHOPEN_MASK;
  VREF_VREFH_TRM &= ~(1U << VREF_VREFH_TRM_CHOPEN_SHIFT);
  VREF_VREFH_SC_REG(VREF) = VREF_VREFH_SC_REG(VREF) + 1;
  (void)VREF_VREFH_SC_MODE_LV_MASK;
  (void)VREF_VREFH_SC_MODE_LV_SHIFT;
  (void)VREF_VREFH_SC_MODE_LV(1);
  VREF_VREFH_SC |= VREF_VREFH_SC_MODE_LV_MASK;
  VREF_VREFH_SC &= ~(1U << VREF_VREFH_SC_MODE_LV_SHIFT);
  (void)VREF_VREFH_SC_VREFST_MASK;
  (void)VREF_VREFH_SC_VREFST_SHIFT;
  VREF_VREFH_SC |= VREF_VREFH_SC_VREFST_MASK;
  VREF_VREFH_SC &= ~(1U << VREF_VREFH_SC_VREFST_SHIFT);
  (void)VREF_VREFH_SC_ICOMPEN_MASK;
  (void)VREF_VREFH_SC_ICOMPEN_SHIFT;
  VREF_VREFH_SC |= VREF_VREFH_SC_ICOMPEN_MASK;
  VREF_VREFH_SC &= ~(1U << VREF_VREFH_SC_ICOMPEN_SHIFT);
  (void)VREF_VREFH_SC_REGEN_MASK;
  (void)VREF_VREFH_SC_REGEN_SHIFT;
  VREF_VREFH_SC |= VREF_VREFH_SC_REGEN_MASK;
  VREF_VREFH_SC &= ~(1U << VREF_VREFH_SC_REGEN_SHIFT);
  (void)VREF_VREFH_SC_VREFEN_MASK;
  (void)VREF_VREFH_SC_VREFEN_SHIFT;
  VREF_VREFH_SC |= VREF_VREFH_SC_VREFEN_MASK;
  VREF_VREFH_SC &= ~(1U << VREF_VREFH_SC_VREFEN_SHIFT);
  VREF_VREFL_TRM_REG(VREF) = VREF_VREFL_TRM_REG(VREF) + 1;
  (void)VREF_VREFL_TRM_VREFL_TRIM_MASK;
  (void)VREF_VREFL_TRM_VREFL_TRIM_SHIFT;
  (void)VREF_VREFL_TRM_VREFL_TRIM(1);
  VREF_VREFL_TRM |= VREF_VREFL_TRM_VREFL_TRIM_MASK;
  VREF_VREFL_TRM &= ~(1U << VREF_VREFL_TRM_VREFL_TRIM_SHIFT);
  (void)VREF_VREFL_TRM_VREFL_EN_MASK;
  (void)VREF_VREFL_TRM_VREFL_EN_SHIFT;
  VREF_VREFL_TRM |= VREF_VREFL_TRM_VREFL_EN_MASK;
  VREF_VREFL_TRM &= ~(1U << VREF_VREFL_TRM_VREFL_EN_SHIFT);
  (void)VREF_VREFL_TRM_VREFL_SEL_MASK;
  (void)VREF_VREFL_TRM_VREFL_SEL_SHIFT;
  VREF_VREFL_TRM |= VREF_VREFL_TRM_VREFL_SEL_MASK;
  VREF_VREFL_TRM &= ~(1U << VREF_VREFL_TRM_VREFL_SEL_SHIFT);
}

void test_WDOG(void) {
  (void)WDOG_BASE;
  (void)WDOG;
  WDOG_STCTRLH = WDOG_STCTRLH + 1;
  WDOG_STCTRLL = WDOG_STCTRLL + 1;
  WDOG_TOVALH = WDOG_TOVALH + 1;
  WDOG_TOVALL = WDOG_TOVALL + 1;
  WDOG_WINH = WDOG_WINH + 1;
  WDOG_WINL = WDOG_WINL + 1;
  WDOG_REFRESH = WDOG_REFRESH + 1;
  WDOG_UNLOCK = WDOG_UNLOCK + 1;
  WDOG_TMROUTH = WDOG_TMROUTH + 1;
  WDOG_TMROUTL = WDOG_TMROUTL + 1;
  WDOG_RSTCNT = WDOG_RSTCNT + 1;
  WDOG_PRESC = WDOG_PRESC + 1;
  WDOG_STCTRLH_REG(WDOG) = WDOG_STCTRLH_REG(WDOG) + 1;
  (void)WDOG_STCTRLH_WDOGEN_MASK;
  (void)WDOG_STCTRLH_WDOGEN_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_WDOGEN_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_WDOGEN_SHIFT);
  (void)WDOG_STCTRLH_CLKSRC_MASK;
  (void)WDOG_STCTRLH_CLKSRC_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_CLKSRC_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_CLKSRC_SHIFT);
  (void)WDOG_STCTRLH_IRQRSTEN_MASK;
  (void)WDOG_STCTRLH_IRQRSTEN_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_IRQRSTEN_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_IRQRSTEN_SHIFT);
  (void)WDOG_STCTRLH_WINEN_MASK;
  (void)WDOG_STCTRLH_WINEN_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_WINEN_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_WINEN_SHIFT);
  (void)WDOG_STCTRLH_ALLOWUPDATE_MASK;
  (void)WDOG_STCTRLH_ALLOWUPDATE_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_ALLOWUPDATE_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_ALLOWUPDATE_SHIFT);
  (void)WDOG_STCTRLH_DBGEN_MASK;
  (void)WDOG_STCTRLH_DBGEN_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_DBGEN_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_DBGEN_SHIFT);
  (void)WDOG_STCTRLH_STOPEN_MASK;
  (void)WDOG_STCTRLH_STOPEN_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_STOPEN_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_STOPEN_SHIFT);
  (void)WDOG_STCTRLH_TESTWDOG_MASK;
  (void)WDOG_STCTRLH_TESTWDOG_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_TESTWDOG_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_TESTWDOG_SHIFT);
  (void)WDOG_STCTRLH_TESTSEL_MASK;
  (void)WDOG_STCTRLH_TESTSEL_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_TESTSEL_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_TESTSEL_SHIFT);
  (void)WDOG_STCTRLH_BYTESEL_MASK;
  (void)WDOG_STCTRLH_BYTESEL_SHIFT;
  (void)WDOG_STCTRLH_BYTESEL(1);
  WDOG_STCTRLH |= WDOG_STCTRLH_BYTESEL_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_BYTESEL_SHIFT);
  (void)WDOG_STCTRLH_DISTESTWDOG_MASK;
  (void)WDOG_STCTRLH_DISTESTWDOG_SHIFT;
  WDOG_STCTRLH |= WDOG_STCTRLH_DISTESTWDOG_MASK;
  WDOG_STCTRLH &= ~(1U << WDOG_STCTRLH_DISTESTWDOG_SHIFT);
  WDOG_STCTRLL_REG(WDOG) = WDOG_STCTRLL_REG(WDOG) + 1;
  (void)WDOG_STCTRLL_INTFLG_MASK;
  (void)WDOG_STCTRLL_INTFLG_SHIFT;
  WDOG_STCTRLL |= WDOG_STCTRLL_INTFLG_MASK;
  WDOG_STCTRLL &= ~(1U << WDOG_STCTRLL_INTFLG_SHIFT);
  WDOG_TOVALH_REG(WDOG) = WDOG_TOVALH_REG(WDOG) + 1;
  (void)WDOG_TOVALH_TOVALHIGH_MASK;
  (void)WDOG_TOVALH_TOVALHIGH_SHIFT;
  (void)WDOG_TOVALH_TOVALHIGH(1);
  WDOG_TOVALH |= WDOG_TOVALH_TOVALHIGH_MASK;
  WDOG_TOVALH &= ~(1U << WDOG_TOVALH_TOVALHIGH_SHIFT);
  WDOG_TOVALL_REG(WDOG) = WDOG_TOVALL_REG(WDOG) + 1;
  (void)WDOG_TOVALL_TOVALLOW_MASK;
  (void)WDOG_TOVALL_TOVALLOW_SHIFT;
  (void)WDOG_TOVALL_TOVALLOW(1);
  WDOG_TOVALL |= WDOG_TOVALL_TOVALLOW_MASK;
  WDOG_TOVALL &= ~(1U << WDOG_TOVALL_TOVALLOW_SHIFT);
  WDOG_WINH_REG(WDOG) = WDOG_WINH_REG(WDOG) + 1;
  (void)WDOG_WINH_WINHIGH_MASK;
  (void)WDOG_WINH_WINHIGH_SHIFT;
  (void)WDOG_WINH_WINHIGH(1);
  WDOG_WINH |= WDOG_WINH_WINHIGH_MASK;
  WDOG_WINH &= ~(1U << WDOG_WINH_WINHIGH_SHIFT);
  WDOG_WINL_REG(WDOG) = WDOG_WINL_REG(WDOG) + 1;
  (void)WDOG_WINL_WINLOW_MASK;
  (void)WDOG_WINL_WINLOW_SHIFT;
  (void)WDOG_WINL_WINLOW(1);
  WDOG_WINL |= WDOG_WINL_WINLOW_MASK;
  WDOG_WINL &= ~(1U << WDOG_WINL_WINLOW_SHIFT);
  WDOG_REFRESH_REG(WDOG) = WDOG_REFRESH_REG(WDOG) + 1;
  (void)WDOG_REFRESH_WDOGREFRESH_MASK;
  (void)WDOG_REFRESH_WDOGREFRESH_SHIFT;
  (void)WDOG_REFRESH_WDOGREFRESH(1);
  WDOG_REFRESH |= WDOG_REFRESH_WDOGREFRESH_MASK;
  WDOG_REFRESH &= ~(1U << WDOG_REFRESH_WDOGREFRESH_SHIFT);
  WDOG_UNLOCK_REG(WDOG) = WDOG_UNLOCK_REG(WDOG) + 1;
  (void)WDOG_UNLOCK_WDOGUNLOCK_MASK;
  (void)WDOG_UNLOCK_WDOGUNLOCK_SHIFT;
  (void)WDOG_UNLOCK_WDOGUNLOCK(1);
  WDOG_UNLOCK |= WDOG_UNLOCK_WDOGUNLOCK_MASK;
  WDOG_UNLOCK &= ~(1U << WDOG_UNLOCK_WDOGUNLOCK_SHIFT);
  WDOG_TMROUTH_REG(WDOG) = WDOG_TMROUTH_REG(WDOG) + 1;
  (void)WDOG_TMROUTH_TIMEROUTHIGH_MASK;
  (void)WDOG_TMROUTH_TIMEROUTHIGH_SHIFT;
  (void)WDOG_TMROUTH_TIMEROUTHIGH(1);
  WDOG_TMROUTH |= WDOG_TMROUTH_TIMEROUTHIGH_MASK;
  WDOG_TMROUTH &= ~(1U << WDOG_TMROUTH_TIMEROUTHIGH_SHIFT);
  WDOG_TMROUTL_REG(WDOG) = WDOG_TMROUTL_REG(WDOG) + 1;
  (void)WDOG_TMROUTL_TIMEROUTLOW_MASK;
  (void)WDOG_TMROUTL_TIMEROUTLOW_SHIFT;
  (void)WDOG_TMROUTL_TIMEROUTLOW(1);
  WDOG_TMROUTL |= WDOG_TMROUTL_TIMEROUTLOW_MASK;
  WDOG_TMROUTL &= ~(1U << WDOG_TMROUTL_TIMEROUTLOW_SHIFT);
  WDOG_RSTCNT_REG(WDOG) = WDOG_RSTCNT_REG(WDOG) + 1;
  (void)WDOG_RSTCNT_RSTCNT_MASK;
  (void)WDOG_RSTCNT_RSTCNT_SHIFT;
  (void)WDOG_RSTCNT_RSTCNT(1);
  WDOG_RSTCNT |= WDOG_RSTCNT_RSTCNT_MASK;
  WDOG_RSTCNT &= ~(1U << WDOG_RSTCNT_RSTCNT_SHIFT);
  WDOG_PRESC_REG(WDOG) = WDOG_PRESC_REG(WDOG) + 1;
  (void)WDOG_PRESC_PRESCVAL_MASK;
  (void)WDOG_PRESC_PRESCVAL_SHIFT;
  (void)WDOG_PRESC_PRESCVAL(1);
  WDOG_PRESC |= WDOG_PRESC_PRESCVAL_MASK;
  WDOG_PRESC &= ~(1U << WDOG_PRESC_PRESCVAL_SHIFT);
}

void test_XBAR(void) {
  (void)XBAR_BASE;
  (void)XBAR;
  XBAR_SEL0 = XBAR_SEL0 + 1;
  XBAR_SEL1 = XBAR_SEL1 + 1;
  XBAR_SEL2 = XBAR_SEL2 + 1;
  XBAR_SEL3 = XBAR_SEL3 + 1;
  XBAR_SEL4 = XBAR_SEL4 + 1;
  XBAR_SEL5 = XBAR_SEL5 + 1;
  XBAR_SEL6 = XBAR_SEL6 + 1;
  XBAR_SEL7 = XBAR_SEL7 + 1;
  XBAR_SEL8 = XBAR_SEL8 + 1;
  XBAR_SEL9 = XBAR_SEL9 + 1;
  XBAR_SEL10 = XBAR_SEL10 + 1;
  XBAR_SEL11 = XBAR_SEL11 + 1;
  XBAR_SEL12 = XBAR_SEL12 + 1;
  XBAR_SEL13 = XBAR_SEL13 + 1;
  XBAR_SEL14 = XBAR_SEL14 + 1;
  XBAR_SEL15 = XBAR_SEL15 + 1;
  XBAR_SEL16 = XBAR_SEL16 + 1;
  XBAR_CTRL0 = XBAR_CTRL0 + 1;
  XBAR_SEL0_REG(XBAR) = XBAR_SEL0_REG(XBAR) + 1;
  (void)XBAR_SEL0_SEL0_MASK;
  (void)XBAR_SEL0_SEL0_SHIFT;
  (void)XBAR_SEL0_SEL0(1);
  XBAR_SEL0 |= XBAR_SEL0_SEL0_MASK;
  XBAR_SEL0 &= ~(1U << XBAR_SEL0_SEL0_SHIFT);
  (void)XBAR_SEL0_SEL1_MASK;
  (void)XBAR_SEL0_SEL1_SHIFT;
  (void)XBAR_SEL0_SEL1(1);
  XBAR_SEL0 |= XBAR_SEL0_SEL1_MASK;
  XBAR_SEL0 &= ~(1U << XBAR_SEL0_SEL1_SHIFT);
  XBAR_SEL1_REG(XBAR) = XBAR_SEL1_REG(XBAR) + 1;
  (void)XBAR_SEL1_SEL2_MASK;
  (void)XBAR_SEL1_SEL2_SHIFT;
  (void)XBAR_SEL1_SEL2(1);
  XBAR_SEL1 |= XBAR_SEL1_SEL2_MASK;
  XBAR_SEL1 &= ~(1U << XBAR_SEL1_SEL2_SHIFT);
  (void)XBAR_SEL1_SEL3_MASK;
  (void)XBAR_SEL1_SEL3_SHIFT;
  (void)XBAR_SEL1_SEL3(1);
  XBAR_SEL1 |= XBAR_SEL1_SEL3_MASK;
  XBAR_SEL1 &= ~(1U << XBAR_SEL1_SEL3_SHIFT);
  XBAR_SEL2_REG(XBAR) = XBAR_SEL2_REG(XBAR) + 1;
  (void)XBAR_SEL2_SEL4_MASK;
  (void)XBAR_SEL2_SEL4_SHIFT;
  (void)XBAR_SEL2_SEL4(1);
  XBAR_SEL2 |= XBAR_SEL2_SEL4_MASK;
  XBAR_SEL2 &= ~(1U << XBAR_SEL2_SEL4_SHIFT);
  (void)XBAR_SEL2_SEL5_MASK;
  (void)XBAR_SEL2_SEL5_SHIFT;
  (void)XBAR_SEL2_SEL5(1);
  XBAR_SEL2 |= XBAR_SEL2_SEL5_MASK;
  XBAR_SEL2 &= ~(1U << XBAR_SEL2_SEL5_SHIFT);
  XBAR_SEL3_REG(XBAR) = XBAR_SEL3_REG(XBAR) + 1;
  (void)XBAR_SEL3_SEL6_MASK;
  (void)XBAR_SEL3_SEL6_SHIFT;
  (void)XBAR_SEL3_SEL6(1);
  XBAR_SEL3 |= XBAR_SEL3_SEL6_MASK;
  XBAR_SEL3 &= ~(1U << XBAR_SEL3_SEL6_SHIFT);
  (void)XBAR_SEL3_SEL7_MASK;
  (void)XBAR_SEL3_SEL7_SHIFT;
  (void)XBAR_SEL3_SEL7(1);
  XBAR_SEL3 |= XBAR_SEL3_SEL7_MASK;
  XBAR_SEL3 &= ~(1U << XBAR_SEL3_SEL7_SHIFT);
  XBAR_SEL4_REG(XBAR) = XBAR_SEL4_REG(XBAR) + 1;
  (void)XBAR_SEL4_SEL8_MASK;
  (void)XBAR_SEL4_SEL8_SHIFT;
  (void)XBAR_SEL4_SEL8(1);
  XBAR_SEL4 |= XBAR_SEL4_SEL8_MASK;
  XBAR_SEL4 &= ~(1U << XBAR_SEL4_SEL8_SHIFT);
  (void)XBAR_SEL4_SEL9_MASK;
  (void)XBAR_SEL4_SEL9_SHIFT;
  (void)XBAR_SEL4_SEL9(1);
  XBAR_SEL4 |= XBAR_SEL4_SEL9_MASK;
  XBAR_SEL4 &= ~(1U << XBAR_SEL4_SEL9_SHIFT);
  XBAR_SEL5_REG(XBAR) = XBAR_SEL5_REG(XBAR) + 1;
  (void)XBAR_SEL5_SEL10_MASK;
  (void)XBAR_SEL5_SEL10_SHIFT;
  (void)XBAR_SEL5_SEL10(1);
  XBAR_SEL5 |= XBAR_SEL5_SEL10_MASK;
  XBAR_SEL5 &= ~(1U << XBAR_SEL5_SEL10_SHIFT);
  (void)XBAR_SEL5_SEL11_MASK;
  (void)XBAR_SEL5_SEL11_SHIFT;
  (void)XBAR_SEL5_SEL11(1);
  XBAR_SEL5 |= XBAR_SEL5_SEL11_MASK;
  XBAR_SEL5 &= ~(1U << XBAR_SEL5_SEL11_SHIFT);
  XBAR_SEL6_REG(XBAR) = XBAR_SEL6_REG(XBAR) + 1;
  (void)XBAR_SEL6_SEL12_MASK;
  (void)XBAR_SEL6_SEL12_SHIFT;
  (void)XBAR_SEL6_SEL12(1);
  XBAR_SEL6 |= XBAR_SEL6_SEL12_MASK;
  XBAR_SEL6 &= ~(1U << XBAR_SEL6_SEL12_SHIFT);
  (void)XBAR_SEL6_SEL13_MASK;
  (void)XBAR_SEL6_SEL13_SHIFT;
  (void)XBAR_SEL6_SEL13(1);
  XBAR_SEL6 |= XBAR_SEL6_SEL13_MASK;
  XBAR_SEL6 &= ~(1U << XBAR_SEL6_SEL13_SHIFT);
  XBAR_SEL7_REG(XBAR) = XBAR_SEL7_REG(XBAR) + 1;
  (void)XBAR_SEL7_SEL14_MASK;
  (void)XBAR_SEL7_SEL14_SHIFT;
  (void)XBAR_SEL7_SEL14(1);
  XBAR_SEL7 |= XBAR_SEL7_SEL14_MASK;
  XBAR_SEL7 &= ~(1U << XBAR_SEL7_SEL14_SHIFT);
  (void)XBAR_SEL7_SEL15_MASK;
  (void)XBAR_SEL7_SEL15_SHIFT;
  (void)XBAR_SEL7_SEL15(1);
  XBAR_SEL7 |= XBAR_SEL7_SEL15_MASK;
  XBAR_SEL7 &= ~(1U << XBAR_SEL7_SEL15_SHIFT);
  XBAR_SEL8_REG(XBAR) = XBAR_SEL8_REG(XBAR) + 1;
  (void)XBAR_SEL8_SEL16_MASK;
  (void)XBAR_SEL8_SEL16_SHIFT;
  (void)XBAR_SEL8_SEL16(1);
  XBAR_SEL8 |= XBAR_SEL8_SEL16_MASK;
  XBAR_SEL8 &= ~(1U << XBAR_SEL8_SEL16_SHIFT);
  (void)XBAR_SEL8_SEL17_MASK;
  (void)XBAR_SEL8_SEL17_SHIFT;
  (void)XBAR_SEL8_SEL17(1);
  XBAR_SEL8 |= XBAR_SEL8_SEL17_MASK;
  XBAR_SEL8 &= ~(1U << XBAR_SEL8_SEL17_SHIFT);
  XBAR_SEL9_REG(XBAR) = XBAR_SEL9_REG(XBAR) + 1;
  (void)XBAR_SEL9_SEL18_MASK;
  (void)XBAR_SEL9_SEL18_SHIFT;
  (void)XBAR_SEL9_SEL18(1);
  XBAR_SEL9 |= XBAR_SEL9_SEL18_MASK;
  XBAR_SEL9 &= ~(1U << XBAR_SEL9_SEL18_SHIFT);
  (void)XBAR_SEL9_SEL19_MASK;
  (void)XBAR_SEL9_SEL19_SHIFT;
  (void)XBAR_SEL9_SEL19(1);
  XBAR_SEL9 |= XBAR_SEL9_SEL19_MASK;
  XBAR_SEL9 &= ~(1U << XBAR_SEL9_SEL19_SHIFT);
  XBAR_SEL10_REG(XBAR) = XBAR_SEL10_REG(XBAR) + 1;
  (void)XBAR_SEL10_SEL20_MASK;
  (void)XBAR_SEL10_SEL20_SHIFT;
  (void)XBAR_SEL10_SEL20(1);
  XBAR_SEL10 |= XBAR_SEL10_SEL20_MASK;
  XBAR_SEL10 &= ~(1U << XBAR_SEL10_SEL20_SHIFT);
  (void)XBAR_SEL10_SEL21_MASK;
  (void)XBAR_SEL10_SEL21_SHIFT;
  (void)XBAR_SEL10_SEL21(1);
  XBAR_SEL10 |= XBAR_SEL10_SEL21_MASK;
  XBAR_SEL10 &= ~(1U << XBAR_SEL10_SEL21_SHIFT);
  XBAR_SEL11_REG(XBAR) = XBAR_SEL11_REG(XBAR) + 1;
  (void)XBAR_SEL11_SEL22_MASK;
  (void)XBAR_SEL11_SEL22_SHIFT;
  (void)XBAR_SEL11_SEL22(1);
  XBAR_SEL11 |= XBAR_SEL11_SEL22_MASK;
  XBAR_SEL11 &= ~(1U << XBAR_SEL11_SEL22_SHIFT);
  (void)XBAR_SEL11_SEL23_MASK;
  (void)XBAR_SEL11_SEL23_SHIFT;
  (void)XBAR_SEL11_SEL23(1);
  XBAR_SEL11 |= XBAR_SEL11_SEL23_MASK;
  XBAR_SEL11 &= ~(1U << XBAR_SEL11_SEL23_SHIFT);
  XBAR_SEL12_REG(XBAR) = XBAR_SEL12_REG(XBAR) + 1;
  (void)XBAR_SEL12_SEL24_MASK;
  (void)XBAR_SEL12_SEL24_SHIFT;
  (void)XBAR_SEL12_SEL24(1);
  XBAR_SEL12 |= XBAR_SEL12_SEL24_MASK;
  XBAR_SEL12 &= ~(1U << XBAR_SEL12_SEL24_SHIFT);
  (void)XBAR_SEL12_SEL25_MASK;
  (void)XBAR_SEL12_SEL25_SHIFT;
  (void)XBAR_SEL12_SEL25(1);
  XBAR_SEL12 |= XBAR_SEL12_SEL25_MASK;
  XBAR_SEL12 &= ~(1U << XBAR_SEL12_SEL25_SHIFT);
  XBAR_SEL13_REG(XBAR) = XBAR_SEL13_REG(XBAR) + 1;
  (void)XBAR_SEL13_SEL26_MASK;
  (void)XBAR_SEL13_SEL26_SHIFT;
  (void)XBAR_SEL13_SEL26(1);
  XBAR_SEL13 |= XBAR_SEL13_SEL26_MASK;
  XBAR_SEL13 &= ~(1U << XBAR_SEL13_SEL26_SHIFT);
  (void)XBAR_SEL13_SEL27_MASK;
  (void)XBAR_SEL13_SEL27_SHIFT;
  (void)XBAR_SEL13_SEL27(1);
  XBAR_SEL13 |= XBAR_SEL13_SEL27_MASK;
  XBAR_SEL13 &= ~(1U << XBAR_SEL13_SEL27_SHIFT);
  XBAR_SEL14_REG(XBAR) = XBAR_SEL14_REG(XBAR) + 1;
  (void)XBAR_SEL14_SEL28_MASK;
  (void)XBAR_SEL14_SEL28_SHIFT;
  (void)XBAR_SEL14_SEL28(1);
  XBAR_SEL14 |= XBAR_SEL14_SEL28_MASK;
  XBAR_SEL14 &= ~(1U << XBAR_SEL14_SEL28_SHIFT);
  (void)XBAR_SEL14_SEL29_MASK;
  (void)XBAR_SEL14_SEL29_SHIFT;
  (void)XBAR_SEL14_SEL29(1);
  XBAR_SEL14 |= XBAR_SEL14_SEL29_MASK;
  XBAR_SEL14 &= ~(1U << XBAR_SEL14_SEL29_SHIFT);
  XBAR_SEL15_REG(XBAR) = XBAR_SEL15_REG(XBAR) + 1;
  (void)XBAR_SEL15_SEL30_MASK;
  (void)XBAR_SEL15_SEL30_SHIFT;
  (void)XBAR_SEL15_SEL30(1);
  XBAR_SEL15 |= XBAR_SEL15_SEL30_MASK;
  XBAR_SEL15 &= ~(1U << XBAR_SEL15_SEL30_SHIFT);
  (void)XBAR_SEL15_SEL31_MASK;
  (void)XBAR_SEL15_SEL31_SHIFT;
  (void)XBAR_SEL15_SEL31(1);
  XBAR_SEL15 |= XBAR_SEL15_SEL31_MASK;
  XBAR_SEL15 &= ~(1U << XBAR_SEL15_SEL31_SHIFT);
  XBAR_SEL16_REG(XBAR) = XBAR_SEL16_REG(XBAR) + 1;
  (void)XBAR_SEL16_SEL32_MASK;
  (void)XBAR_SEL16_SEL32_SHIFT;
  (void)XBAR_SEL16_SEL32(1);
  XBAR_SEL16 |= XBAR_SEL16_SEL32_MASK;
  XBAR_SEL16 &= ~(1U << XBAR_SEL16_SEL32_SHIFT);
  XBAR_CTRL0_REG(XBAR) = XBAR_CTRL0_REG(XBAR) + 1;
  (void)XBAR_CTRL0_DEN0_MASK;
  (void)XBAR_CTRL0_DEN0_SHIFT;
  XBAR_CTRL0 |= XBAR_CTRL0_DEN0_MASK;
  XBAR_CTRL0 &= ~(1U << XBAR_CTRL0_DEN0_SHIFT);
  (void)XBAR_CTRL0_IEN0_MASK;
  (void)XBAR_CTRL0_IEN0_SHIFT;
  XBAR_CTRL0 |= XBAR_CTRL0_IEN0_MASK;
  XBAR_CTRL0 &= ~(1U << XBAR_CTRL0_IEN0_SHIFT);
  (void)XBAR_CTRL0_EDGE0_MASK;
  (void)XBAR_CTRL0_EDGE0_SHIFT;
  (void)XBAR_CTRL0_EDGE0(1);
  XBAR_CTRL0 |= XBAR_CTRL0_EDGE0_MASK;
  XBAR_CTRL0 &= ~(1U << XBAR_CTRL0_EDGE0_SHIFT);
  (void)XBAR_CTRL0_STS0_MASK;
  (void)XBAR_CTRL0_STS0_SHIFT;
  XBAR_CTRL0 |= XBAR_CTRL0_STS0_MASK;
  XBAR_CTRL0 &= ~(1U << XBAR_CTRL0_STS0_SHIFT);
}

void test_MKM34Z5(void) {
  test_ADC();
  test_AFE();
  test_AIPS();
  test_CMP();
  test_CRC();
  test_DMA();
  test_DMAMUX();
  test_EWM();
  test_FTFA();
  test_GPIO();
  test_I2C();
  test_LCD();
  test_LLWU();
  test_LPTMR();
  test_MCG();
  test_MCM();
  test_MPU();
  test_MTB();
  test_MTBDWT();
  test_NV();
  test_OSC();
  test_PIT();
  test_PMC();
  test_PORT();
  test_RCM();
  test_RNG();
  test_ROM();
  test_RTC();
  test_SIM();
  test_SMC();
  test_SPI();
  test_TMR();
  test_UART();
  test_VREF();
  test_WDOG();
  test_XBAR();
}
