$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Mon Apr 13 22:11:53 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Datapath_vlg_vec_tst $end
$var reg 2 ! A_SEL [1:0] $end
$var reg 2 " B_SEL [1:0] $end
$var reg 1 # Cin $end
$var reg 1 $ CLK $end
$var reg 2 % D_SEL [1:0] $end
$var reg 16 & DATA_MEM_OUT [15:0] $end
$var reg 1 ' INS_TYPE_MUX_SEL $end
$var reg 16 ( INST_MEM_OUT [15:0] $end
$var reg 1 ) LDA $end
$var reg 1 * LDQ $end
$var reg 1 + MULT_EN $end
$var reg 1 , MULT_SEL $end
$var reg 3 - OAP [2:0] $end
$var reg 1 . PC_EN $end
$var reg 2 / PC_MUX_SEL [1:0] $end
$var reg 1 0 PLUS1_SEL $end
$var reg 1 1 RF_EN $end
$var reg 1 2 RST $end
$var reg 1 3 SL $end
$var reg 1 4 SR $end
$var reg 1 5 SR_SEL $end
$var reg 1 6 UL_SEL $end
$var reg 1 7 WB_SEL $end
$var wire 1 8 A [7] $end
$var wire 1 9 A [6] $end
$var wire 1 : A [5] $end
$var wire 1 ; A [4] $end
$var wire 1 < A [3] $end
$var wire 1 = A [2] $end
$var wire 1 > A [1] $end
$var wire 1 ? A [0] $end
$var wire 1 @ ALUOUT [7] $end
$var wire 1 A ALUOUT [6] $end
$var wire 1 B ALUOUT [5] $end
$var wire 1 C ALUOUT [4] $end
$var wire 1 D ALUOUT [3] $end
$var wire 1 E ALUOUT [2] $end
$var wire 1 F ALUOUT [1] $end
$var wire 1 G ALUOUT [0] $end
$var wire 1 H CO $end
$var wire 1 I DATA_MEM_ADDR_IN [9] $end
$var wire 1 J DATA_MEM_ADDR_IN [8] $end
$var wire 1 K DATA_MEM_ADDR_IN [7] $end
$var wire 1 L DATA_MEM_ADDR_IN [6] $end
$var wire 1 M DATA_MEM_ADDR_IN [5] $end
$var wire 1 N DATA_MEM_ADDR_IN [4] $end
$var wire 1 O DATA_MEM_ADDR_IN [3] $end
$var wire 1 P DATA_MEM_ADDR_IN [2] $end
$var wire 1 Q DATA_MEM_ADDR_IN [1] $end
$var wire 1 R DATA_MEM_ADDR_IN [0] $end
$var wire 1 S DATA_MEM_DATA_IN [15] $end
$var wire 1 T DATA_MEM_DATA_IN [14] $end
$var wire 1 U DATA_MEM_DATA_IN [13] $end
$var wire 1 V DATA_MEM_DATA_IN [12] $end
$var wire 1 W DATA_MEM_DATA_IN [11] $end
$var wire 1 X DATA_MEM_DATA_IN [10] $end
$var wire 1 Y DATA_MEM_DATA_IN [9] $end
$var wire 1 Z DATA_MEM_DATA_IN [8] $end
$var wire 1 [ DATA_MEM_DATA_IN [7] $end
$var wire 1 \ DATA_MEM_DATA_IN [6] $end
$var wire 1 ] DATA_MEM_DATA_IN [5] $end
$var wire 1 ^ DATA_MEM_DATA_IN [4] $end
$var wire 1 _ DATA_MEM_DATA_IN [3] $end
$var wire 1 ` DATA_MEM_DATA_IN [2] $end
$var wire 1 a DATA_MEM_DATA_IN [1] $end
$var wire 1 b DATA_MEM_DATA_IN [0] $end
$var wire 1 c N $end
$var wire 1 d OPCODE [3] $end
$var wire 1 e OPCODE [2] $end
$var wire 1 f OPCODE [1] $end
$var wire 1 g OPCODE [0] $end
$var wire 1 h OUT_Q [7] $end
$var wire 1 i OUT_Q [6] $end
$var wire 1 j OUT_Q [5] $end
$var wire 1 k OUT_Q [4] $end
$var wire 1 l OUT_Q [3] $end
$var wire 1 m OUT_Q [2] $end
$var wire 1 n OUT_Q [1] $end
$var wire 1 o OUT_Q [0] $end
$var wire 1 p OVF $end
$var wire 1 q Product [15] $end
$var wire 1 r Product [14] $end
$var wire 1 s Product [13] $end
$var wire 1 t Product [12] $end
$var wire 1 u Product [11] $end
$var wire 1 v Product [10] $end
$var wire 1 w Product [9] $end
$var wire 1 x Product [8] $end
$var wire 1 y Product [7] $end
$var wire 1 z Product [6] $end
$var wire 1 { Product [5] $end
$var wire 1 | Product [4] $end
$var wire 1 } Product [3] $end
$var wire 1 ~ Product [2] $end
$var wire 1 !! Product [1] $end
$var wire 1 "! Product [0] $end
$var wire 1 #! Qm1 $end
$var wire 1 $! READ_DATA_A [7] $end
$var wire 1 %! READ_DATA_A [6] $end
$var wire 1 &! READ_DATA_A [5] $end
$var wire 1 '! READ_DATA_A [4] $end
$var wire 1 (! READ_DATA_A [3] $end
$var wire 1 )! READ_DATA_A [2] $end
$var wire 1 *! READ_DATA_A [1] $end
$var wire 1 +! READ_DATA_A [0] $end
$var wire 1 ,! READ_DATA_B [7] $end
$var wire 1 -! READ_DATA_B [6] $end
$var wire 1 .! READ_DATA_B [5] $end
$var wire 1 /! READ_DATA_B [4] $end
$var wire 1 0! READ_DATA_B [3] $end
$var wire 1 1! READ_DATA_B [2] $end
$var wire 1 2! READ_DATA_B [1] $end
$var wire 1 3! READ_DATA_B [0] $end
$var wire 1 4! RF_OUT_A [7] $end
$var wire 1 5! RF_OUT_A [6] $end
$var wire 1 6! RF_OUT_A [5] $end
$var wire 1 7! RF_OUT_A [4] $end
$var wire 1 8! RF_OUT_A [3] $end
$var wire 1 9! RF_OUT_A [2] $end
$var wire 1 :! RF_OUT_A [1] $end
$var wire 1 ;! RF_OUT_A [0] $end
$var wire 1 <! RF_OUT_B [7] $end
$var wire 1 =! RF_OUT_B [6] $end
$var wire 1 >! RF_OUT_B [5] $end
$var wire 1 ?! RF_OUT_B [4] $end
$var wire 1 @! RF_OUT_B [3] $end
$var wire 1 A! RF_OUT_B [2] $end
$var wire 1 B! RF_OUT_B [1] $end
$var wire 1 C! RF_OUT_B [0] $end
$var wire 1 D! RF_R_ADDR_B [2] $end
$var wire 1 E! RF_R_ADDR_B [1] $end
$var wire 1 F! RF_R_ADDR_B [0] $end
$var wire 1 G! RF_W_ADDR [2] $end
$var wire 1 H! RF_W_ADDR [1] $end
$var wire 1 I! RF_W_ADDR [0] $end
$var wire 1 J! RF_W_DATA [7] $end
$var wire 1 K! RF_W_DATA [6] $end
$var wire 1 L! RF_W_DATA [5] $end
$var wire 1 M! RF_W_DATA [4] $end
$var wire 1 N! RF_W_DATA [3] $end
$var wire 1 O! RF_W_DATA [2] $end
$var wire 1 P! RF_W_DATA [1] $end
$var wire 1 Q! RF_W_DATA [0] $end
$var wire 1 R! Z $end
$var wire 1 S! sampler $end
$scope module i1 $end
$var wire 1 T! gnd $end
$var wire 1 U! vcc $end
$var wire 1 V! unknown $end
$var tri1 1 W! devclrn $end
$var tri1 1 X! devpor $end
$var tri1 1 Y! devoe $end
$var wire 1 Z! ALU|neg_a[2]~4_combout $end
$var wire 1 [! ALU|neg_a[4]~8_combout $end
$var wire 1 \! ALU|neg_a[6]~12_combout $end
$var wire 1 ]! ALU|neg_b[1]~2_combout $end
$var wire 1 ^! ALU|neg_b[4]~8_combout $end
$var wire 1 _! Multiplier|Adder|Add0~14_combout $end
$var wire 1 `! Multiplier|Adder|Add0~16_combout $end
$var wire 1 a! Multiplier|Adder|Add0~18_combout $end
$var wire 1 b! Multiplier|Adder|Add0~20_combout $end
$var wire 1 c! Multiplier|Adder|Add0~24_combout $end
$var wire 1 d! Multiplier|Subtractor|Add0~0_combout $end
$var wire 1 e! Multiplier|Subtractor|Add0~2_combout $end
$var wire 1 f! Multiplier|Subtractor|Add0~6_combout $end
$var wire 1 g! Multiplier|Subtractor|Add0~10_combout $end
$var wire 1 h! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 i! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 j! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 k! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 l! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 m! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 n! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 o! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 p! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 q! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 r! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 s! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 t! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 u! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 v! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 w! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 x! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 y! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 z! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 {! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 |! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 }! MUX_A|Mux0~0_combout $end
$var wire 1 ~! RF|Read_DataA[6]~7_combout $end
$var wire 1 !" RF|Read_DataA[6]~8_combout $end
$var wire 1 "" RF|Read_DataA[4]~17_combout $end
$var wire 1 #" RF|Read_DataA[4]~18_combout $end
$var wire 1 $" RF|Read_DataA[2]~25_combout $end
$var wire 1 %" RF|Read_DataA[2]~26_combout $end
$var wire 1 &" RF|Read_DataA[2]~27_combout $end
$var wire 1 '" MUX_A|Mux6~0_combout $end
$var wire 1 (" RF|Read_DataA[1]~32_combout $end
$var wire 1 )" RF|Read_DataA[1]~33_combout $end
$var wire 1 *" RF|Read_DataA[0]~37_combout $end
$var wire 1 +" RF|Read_DataB[7]~2_combout $end
$var wire 1 ," RF|Read_DataB[7]~3_combout $end
$var wire 1 -" RF|Read_DataB[6]~5_combout $end
$var wire 1 ." RF|Read_DataB[6]~7_combout $end
$var wire 1 /" RF|Read_DataB[6]~8_combout $end
$var wire 1 0" RF|Read_DataB[5]~9_combout $end
$var wire 1 1" RF|Read_DataB[5]~11_combout $end
$var wire 1 2" RF|Read_DataB[5]~12_combout $end
$var wire 1 3" RF|Read_DataB[4]~13_combout $end
$var wire 1 4" RF|Read_DataB[4]~14_combout $end
$var wire 1 5" RF|Read_DataB[3]~17_combout $end
$var wire 1 6" RF|Read_DataB[2]~23_combout $end
$var wire 1 7" MUX_B|Mux5~0_combout $end
$var wire 1 8" RF|Read_DataB[1]~27_combout $end
$var wire 1 9" RF|Read_DataB[1]~28_combout $end
$var wire 1 :" RF|Read_DataB[0]~29_combout $end
$var wire 1 ;" RF|Read_DataB[0]~30_combout $end
$var wire 1 <" ALU|temp~1_combout $end
$var wire 1 =" ALU|temp~2_combout $end
$var wire 1 >" ALU|Mux10~0_combout $end
$var wire 1 ?" MUX_B|Mux2~1_combout $end
$var wire 1 @" ALU|Mux10~2_combout $end
$var wire 1 A" ALU|temp~5_combout $end
$var wire 1 B" ALU|temp~6_combout $end
$var wire 1 C" ALU|Mux9~1_combout $end
$var wire 1 D" ALU|temp~9_combout $end
$var wire 1 E" MUX_B|Mux4~2_combout $end
$var wire 1 F" ALU|Mux12~3_combout $end
$var wire 1 G" ALU|temp~13_combout $end
$var wire 1 H" ALU|temp~14_combout $end
$var wire 1 I" ALU|Mux13~1_combout $end
$var wire 1 J" ALU|Mux14~2_combout $end
$var wire 1 K" ALU|Mux14~4_combout $end
$var wire 1 L" ALU|Mux15~0_combout $end
$var wire 1 M" MULT_SEL_A|Output[5]~5_combout $end
$var wire 1 N" inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 O" inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 P" inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 Q" inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 R" REG_A|Q~0_combout $end
$var wire 1 S" MULT_SEL_A|Output[7]~12_combout $end
$var wire 1 T" REG_A|Q~8_combout $end
$var wire 1 U" Multiplier|Adder|Add0~32_combout $end
$var wire 1 V" Multiplier|Adder|Add0~34_combout $end
$var wire 1 W" Multiplier|Adder|Add0~36_combout $end
$var wire 1 X" Multiplier|Adder|Add0~37_combout $end
$var wire 1 Y" MUX_PC|Mux2~0_combout $end
$var wire 1 Z" MUX_PC|Mux2~1_combout $end
$var wire 1 [" MUX_PC|Mux5~0_combout $end
$var wire 1 \" MUX_PC|Mux5~1_combout $end
$var wire 1 ]" MUX_PC|Mux7~0_combout $end
$var wire 1 ^" RF|reg7~1_combout $end
$var wire 1 _" RF|reg2~1_combout $end
$var wire 1 `" RF|reg0~1_combout $end
$var wire 1 a" RF|reg1~3_combout $end
$var wire 1 b" RF|reg0~3_combout $end
$var wire 1 c" RF|reg5~4_combout $end
$var wire 1 d" RF|reg6~4_combout $end
$var wire 1 e" RF|reg6~5_combout $end
$var wire 1 f" RF|reg2~5_combout $end
$var wire 1 g" RF|reg1~5_combout $end
$var wire 1 h" RF|reg0~5_combout $end
$var wire 1 i" RF|reg3~5_combout $end
$var wire 1 j" RF|reg7~6_combout $end
$var wire 1 k" RF|reg0~6_combout $end
$var wire 1 l" RF|reg6~7_combout $end
$var wire 1 m" RF|reg4~7_combout $end
$var wire 1 n" RF|reg6~8_combout $end
$var wire 1 o" RF|reg7~8_combout $end
$var wire 1 p" RF|reg7~9_combout $end
$var wire 1 q" RF|reg1~9_combout $end
$var wire 1 r" RF|reg0~9_combout $end
$var wire 1 s" ALU|Mux3~0_combout $end
$var wire 1 t" ALU|Mux3~1_combout $end
$var wire 1 u" ALU|Mux3~2_combout $end
$var wire 1 v" ALU|Mux3~3_combout $end
$var wire 1 w" ALU|Mux5~0_combout $end
$var wire 1 x" REG_Q|Q~10_combout $end
$var wire 1 y" REG_Q|Q~12_combout $end
$var wire 1 z" REG_Q|Q~14_combout $end
$var wire 1 {" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 |" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 }" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 ~" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 !# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 "# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 ## inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout $end
$var wire 1 $# inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 %# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 &# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout $end
$var wire 1 '# inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 (# inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 )# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 *# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 +# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 ,# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 -# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 .# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 /# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 0# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout $end
$var wire 1 1# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout $end
$var wire 1 2# inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 3# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 4# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 5# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout $end
$var wire 1 6# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 7# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 8# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 9# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 :# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 ;# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 <# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 =# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 ># inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 ?# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 @# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 A# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 B# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 C# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 D# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 E# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 F# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 G# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 H# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 I# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 J# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 K# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 L# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 M# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 N# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout $end
$var wire 1 O# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 P# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 Q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 R# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 S# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 T# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 U# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 V# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 W# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 X# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 Y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout $end
$var wire 1 Z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout $end
$var wire 1 [# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 \# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout $end
$var wire 1 ]# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 ^# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 _# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 `# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 a# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout $end
$var wire 1 b# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 c# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 d# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 e# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 k# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 m# auto_hub|~GND~combout $end
$var wire 1 n# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 o# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 p# SR_SEL~combout $end
$var wire 1 q# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 r# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 s# CLK~combout $end
$var wire 1 t# CLK~clkctrl_outclk $end
$var wire 1 u# LDQ~combout $end
$var wire 1 v# REG_Qm1|Q~0_combout $end
$var wire 1 w# RST~combout $end
$var wire 1 x# REG_Qm1|Q~regout $end
$var wire 1 y# LDA~combout $end
$var wire 1 z# SR~combout $end
$var wire 1 {# MULT_SEL~combout $end
$var wire 1 |# REG_Q|Q[3]~0_combout $end
$var wire 1 }# REG_Q|Q~8_combout $end
$var wire 1 ~# MULT_EN~combout $end
$var wire 1 !$ Multiplier|Q_1~0_combout $end
$var wire 1 "$ Multiplier|Q_1~regout $end
$var wire 1 #$ INS_TYPE_MUX_SEL~combout $end
$var wire 1 $$ MUX_TYPE_SEL|Output[2]~2_combout $end
$var wire 1 %$ PLUS1_SEL~combout $end
$var wire 1 &$ PLUS1_ADDER|Output[1]~1_combout $end
$var wire 1 '$ PLUS1_ADDER|Output[0]~2_combout $end
$var wire 1 ($ RF_EN~combout $end
$var wire 1 )$ RF|reg2[4]~0_combout $end
$var wire 1 *$ RF|reg2~8_combout $end
$var wire 1 +$ RF|reg2[4]~2_combout $end
$var wire 1 ,$ RF|reg3[1]~0_combout $end
$var wire 1 -$ RF|reg3~8_combout $end
$var wire 1 .$ RF|reg3[1]~2_combout $end
$var wire 1 /$ RF|reg1[4]~0_combout $end
$var wire 1 0$ RF|reg1~8_combout $end
$var wire 1 1$ RF|reg1[4]~2_combout $end
$var wire 1 2$ MUX_TYPE_SEL|Output[0]~0_combout $end
$var wire 1 3$ RF|reg0[1]~0_combout $end
$var wire 1 4$ RF|reg0~8_combout $end
$var wire 1 5$ RF|reg0[1]~2_combout $end
$var wire 1 6$ RF|Read_DataB[1]~25_combout $end
$var wire 1 7$ RF|Read_DataB[1]~26_combout $end
$var wire 1 8$ Multiplier|Q[1]~6_combout $end
$var wire 1 9$ MUX_B|Mux6~2_combout $end
$var wire 1 :$ ALU|Mux6~1_combout $end
$var wire 1 ;$ MUX_A|Mux7~0_combout $end
$var wire 1 <$ MUX_A|Mux7~1_combout $end
$var wire 1 =$ Cin~combout $end
$var wire 1 >$ MUX_B|Mux7~0_combout $end
$var wire 1 ?$ ALU|Mux7~0_combout $end
$var wire 1 @$ ALU|Mux1~0_combout $end
$var wire 1 A$ ALU|Mux1~0clkctrl_outclk $end
$var wire 1 B$ ALU|Mux6~2_combout $end
$var wire 1 C$ RF|reg0~7_combout $end
$var wire 1 D$ MUX_TYPE_SEL|Output[1]~1_combout $end
$var wire 1 E$ RF|reg1~7_combout $end
$var wire 1 F$ RF|Read_DataB[2]~21_combout $end
$var wire 1 G$ RF|reg3~7_combout $end
$var wire 1 H$ RF|Read_DataB[2]~22_combout $end
$var wire 1 I$ Multiplier|Q[2]~5_combout $end
$var wire 1 J$ RF|reg5[7]~0_combout $end
$var wire 1 K$ REG_Q|Q~11_combout $end
$var wire 1 L$ REG_Q|Q[3]~3_combout $end
$var wire 1 M$ RF|reg2~6_combout $end
$var wire 1 N$ RF|reg3~6_combout $end
$var wire 1 O$ RF|Read_DataB[3]~18_combout $end
$var wire 1 P$ Multiplier|Q[3]~4_combout $end
$var wire 1 Q$ MUX_D|Mux3~0_combout $end
$var wire 1 R$ MUX_B|Mux3~1_combout $end
$var wire 1 S$ RF|Read_DataA[4]~15_combout $end
$var wire 1 T$ RF|reg5~5_combout $end
$var wire 1 U$ RF|reg5[7]~2_combout $end
$var wire 1 V$ RF|Read_DataA[4]~16_combout $end
$var wire 1 W$ RF|Read_DataA[4]~19_combout $end
$var wire 1 X$ MUX_A|Mux3~0_combout $end
$var wire 1 Y$ MUX_A|Mux3~1_combout $end
$var wire 1 Z$ ALU|Mux11~0_combout $end
$var wire 1 [$ MUX_A|Mux5~0_combout $end
$var wire 1 \$ MUX_A|Mux5~1_combout $end
$var wire 1 ]$ MUX_B|Mux5~2_combout $end
$var wire 1 ^$ ALU|Mux5~1_combout $end
$var wire 1 _$ ALU|Mux5~2_combout $end
$var wire 1 `$ ALU|Mux5~3_combout $end
$var wire 1 a$ MUX_B|Mux4~0_combout $end
$var wire 1 b$ RF|reg4[2]~0_combout $end
$var wire 1 c$ RF|reg4~6_combout $end
$var wire 1 d$ RF|reg4[2]~2_combout $end
$var wire 1 e$ RF|reg6[1]~0_combout $end
$var wire 1 f$ RF|reg6~6_combout $end
$var wire 1 g$ RF|reg6[1]~2_combout $end
$var wire 1 h$ RF|Read_DataB[3]~19_combout $end
$var wire 1 i$ RF|Read_DataB[3]~20_combout $end
$var wire 1 j$ MUX_B|Mux4~1_combout $end
$var wire 1 k$ RF|reg7[3]~0_combout $end
$var wire 1 l$ RF|reg7~7_combout $end
$var wire 1 m$ RF|reg7[3]~2_combout $end
$var wire 1 n$ RF|reg5~7_combout $end
$var wire 1 o$ RF|Read_DataB[2]~24_combout $end
$var wire 1 p$ MUX_B|Mux5~1_combout $end
$var wire 1 q$ MUX_B|Mux6~0_combout $end
$var wire 1 r$ MUX_B|Mux6~1_combout $end
$var wire 1 s$ ALU|neg_b[0]~1_cout $end
$var wire 1 t$ ALU|neg_b[1]~3 $end
$var wire 1 u$ ALU|neg_b[2]~5 $end
$var wire 1 v$ ALU|neg_b[3]~6_combout $end
$var wire 1 w$ ALU|Mux4~1_combout $end
$var wire 1 x$ ALU|Mux4~2_combout $end
$var wire 1 y$ ALU|neg_a[0]~1_cout $end
$var wire 1 z$ ALU|neg_a[1]~3 $end
$var wire 1 {$ ALU|neg_a[2]~5 $end
$var wire 1 |$ ALU|neg_a[3]~6_combout $end
$var wire 1 }$ ALU|Mux4~0_combout $end
$var wire 1 ~$ ALU|Mux4~3_combout $end
$var wire 1 !% ALU|temp~8_combout $end
$var wire 1 "% MUX_B|Mux3~0_combout $end
$var wire 1 #% ALU|temp~11_combout $end
$var wire 1 $% ALU|temp~10_combout $end
$var wire 1 %% ALU|Mux11~1_combout $end
$var wire 1 &% ALU|Mux11~2_combout $end
$var wire 1 '% ALU|Mux11~3_combout $end
$var wire 1 (% MULT_SEL_A|Output[4]~6_combout $end
$var wire 1 )% REG_A|Q~9_combout $end
$var wire 1 *% SL~combout $end
$var wire 1 +% REG_A|Q[0]~5_combout $end
$var wire 1 ,% MUX_D|Mux3~1_combout $end
$var wire 1 -% RF|reg4~5_combout $end
$var wire 1 .% RF|Read_DataB[4]~15_combout $end
$var wire 1 /% RF|reg7~5_combout $end
$var wire 1 0% RF|Read_DataB[4]~16_combout $end
$var wire 1 1% Multiplier|Q[4]~3_combout $end
$var wire 1 2% RF|reg2~4_combout $end
$var wire 1 3% REG_A|Q~3_combout $end
$var wire 1 4% REG_A|Q~4_combout $end
$var wire 1 5% REG_A|Q~6_combout $end
$var wire 1 6% RF|reg4~4_combout $end
$var wire 1 7% RF|Read_DataA[5]~10_combout $end
$var wire 1 8% RF|reg7~4_combout $end
$var wire 1 9% RF|Read_DataA[5]~11_combout $end
$var wire 1 :% RF|reg1~4_combout $end
$var wire 1 ;% RF|reg0~4_combout $end
$var wire 1 <% RF|Read_DataA[5]~12_combout $end
$var wire 1 =% RF|Read_DataA[5]~13_combout $end
$var wire 1 >% RF|Read_DataA[5]~14_combout $end
$var wire 1 ?% MUX_PC|Mux4~0_combout $end
$var wire 1 @% MUX_PC|Mux4~1_combout $end
$var wire 1 A% MUX_PC|Mux6~0_combout $end
$var wire 1 B% MUX_PC|Mux6~1_combout $end
$var wire 1 C% MUX_PC|Mux9~0_combout $end
$var wire 1 D% MUX_PC|Mux9~1_combout $end
$var wire 1 E% REG_PC|Address[0]~11 $end
$var wire 1 F% REG_PC|Address[1]~12_combout $end
$var wire 1 G% PC_EN~combout $end
$var wire 1 H% REG_PC|Address[6]~26_combout $end
$var wire 1 I% MUX_PC|Mux8~0_combout $end
$var wire 1 J% MUX_PC|Mux8~1_combout $end
$var wire 1 K% REG_PC|Address[1]~13 $end
$var wire 1 L% REG_PC|Address[2]~14_combout $end
$var wire 1 M% MUX_PC|Mux7~1_combout $end
$var wire 1 N% REG_PC|Address[2]~15 $end
$var wire 1 O% REG_PC|Address[3]~17 $end
$var wire 1 P% REG_PC|Address[4]~19 $end
$var wire 1 Q% REG_PC|Address[5]~20_combout $end
$var wire 1 R% MUX_A|Mux2~0_combout $end
$var wire 1 S% MUX_A|Mux2~1_combout $end
$var wire 1 T% ALU|temp~3_combout $end
$var wire 1 U% ALU|neg_a[3]~7 $end
$var wire 1 V% ALU|neg_a[4]~9 $end
$var wire 1 W% ALU|neg_a[5]~10_combout $end
$var wire 1 X% ALU|temp~0_combout $end
$var wire 1 Y% ALU|Mux10~1_combout $end
$var wire 1 Z% MULT_SEL_A|Output[5]~4_combout $end
$var wire 1 [% REG_A|Q~7_combout $end
$var wire 1 \% MUX_D|Mux2~0_combout $end
$var wire 1 ]% MUX_D|Mux2~1_combout $end
$var wire 1 ^% RF|reg3~4_combout $end
$var wire 1 _% RF|Read_DataB[5]~10_combout $end
$var wire 1 `% Multiplier|Q[5]~2_combout $end
$var wire 1 a% MUX_D|Mux1~0_combout $end
$var wire 1 b% MUX_D|Mux1~1_combout $end
$var wire 1 c% RF|reg3~3_combout $end
$var wire 1 d% RF|reg2~3_combout $end
$var wire 1 e% RF|Read_DataB[6]~6_combout $end
$var wire 1 f% Multiplier|Q[6]~1_combout $end
$var wire 1 g% Multiplier|WideNor0~0_combout $end
$var wire 1 h% Multiplier|Adder|Add0~44_combout $end
$var wire 1 i% Multiplier|Q[7]~0_combout $end
$var wire 1 j% RF|reg6~1_combout $end
$var wire 1 k% RF|Read_DataB[7]~0_combout $end
$var wire 1 l% RF|Read_DataB[7]~1_combout $end
$var wire 1 m% RF|Read_DataB[7]~4_combout $end
$var wire 1 n% MULT_SEL_A|Output[3]~7_combout $end
$var wire 1 o% REG_A|Q~10_combout $end
$var wire 1 p% REG_A|Q~11_combout $end
$var wire 1 q% MUX_D|Mux4~0_combout $end
$var wire 1 r% MUX_D|Mux4~1_combout $end
$var wire 1 s% RF|reg5~6_combout $end
$var wire 1 t% RF|Read_DataA[3]~20_combout $end
$var wire 1 u% RF|Read_DataA[3]~21_combout $end
$var wire 1 v% RF|reg1~6_combout $end
$var wire 1 w% RF|Read_DataA[3]~22_combout $end
$var wire 1 x% RF|Read_DataA[3]~23_combout $end
$var wire 1 y% RF|Read_DataA[3]~24_combout $end
$var wire 1 z% Multiplier|Subtractor|Add0~1 $end
$var wire 1 {% Multiplier|Subtractor|Add0~3 $end
$var wire 1 |% Multiplier|Subtractor|Add0~5 $end
$var wire 1 }% Multiplier|Subtractor|Add0~7 $end
$var wire 1 ~% Multiplier|Subtractor|Add0~8_combout $end
$var wire 1 !& Multiplier|Adder|Add0~15 $end
$var wire 1 "& Multiplier|Adder|Add0~17 $end
$var wire 1 #& Multiplier|Adder|Add0~19 $end
$var wire 1 $& Multiplier|Adder|Add0~21 $end
$var wire 1 %& Multiplier|Adder|Add0~22_combout $end
$var wire 1 && Multiplier|Adder|Add0~33_combout $end
$var wire 1 '& Multiplier|Adder|Add0~41_combout $end
$var wire 1 (& Multiplier|Adder|Add0~42_combout $end
$var wire 1 )& REG_Q|Q~13_combout $end
$var wire 1 *& MUX_D|Mux5~0_combout $end
$var wire 1 +& MUX_D|Mux5~1_combout $end
$var wire 1 ,& RF|reg2~7_combout $end
$var wire 1 -& RF|Read_DataA[2]~28_combout $end
$var wire 1 .& RF|Read_DataA[2]~29_combout $end
$var wire 1 /& Multiplier|Subtractor|Add0~4_combout $end
$var wire 1 0& Multiplier|Adder|Add0~35_combout $end
$var wire 1 1& Multiplier|Adder|Add0~43_combout $end
$var wire 1 2& REG_Q|Q~15_combout $end
$var wire 1 3& MUX_D|Mux6~0_combout $end
$var wire 1 4& MUX_D|Mux6~1_combout $end
$var wire 1 5& RF|reg4~8_combout $end
$var wire 1 6& RF|Read_DataA[1]~30_combout $end
$var wire 1 7& RF|reg5~8_combout $end
$var wire 1 8& RF|Read_DataA[1]~31_combout $end
$var wire 1 9& RF|Read_DataA[1]~34_combout $end
$var wire 1 :& MUX_A|Mux6~1_combout $end
$var wire 1 ;& ALU|neg_a[1]~2_combout $end
$var wire 1 <& ALU|Mux6~0_combout $end
$var wire 1 =& ALU|Mux6~3_combout $end
$var wire 1 >& ALU|neg_b[2]~4_combout $end
$var wire 1 ?& ALU|temp~12_combout $end
$var wire 1 @& ALU|temp~15_combout $end
$var wire 1 A& ALU|Mux13~2_combout $end
$var wire 1 B& ALU|Mux13~0_combout $end
$var wire 1 C& ALU|Mux13~3_combout $end
$var wire 1 D& MULT_SEL_A|Output[2]~8_combout $end
$var wire 1 E& REG_A|Q~12_combout $end
$var wire 1 F& REG_A|Q~13_combout $end
$var wire 1 G& REG_A|Q~14_combout $end
$var wire 1 H& REG_A|Q~15_combout $end
$var wire 1 I& REG_A|Q~16_combout $end
$var wire 1 J& ALU|Mux15~1_combout $end
$var wire 1 K& ALU|Mux15~3_combout $end
$var wire 1 L& ALU|Mux15~2_combout $end
$var wire 1 M& ALU|Mux15~4_combout $end
$var wire 1 N& MULT_SEL_A|Output[0]~10_combout $end
$var wire 1 O& REG_A|Q~17_combout $end
$var wire 1 P& REG_Q|Q~16_combout $end
$var wire 1 Q& REG_Q|Q~17_combout $end
$var wire 1 R& MUX_D|Mux7~0_combout $end
$var wire 1 S& MUX_D|Mux7~1_combout $end
$var wire 1 T& RF|reg6~9_combout $end
$var wire 1 U& RF|Read_DataB[0]~31_combout $end
$var wire 1 V& RF|reg5~9_combout $end
$var wire 1 W& RF|Read_DataB[0]~32_combout $end
$var wire 1 X& Multiplier|Q[0]~7_combout $end
$var wire 1 Y& RF|reg5~3_combout $end
$var wire 1 Z& RF|reg7~3_combout $end
$var wire 1 [& RF|reg4~3_combout $end
$var wire 1 \& RF|reg6~3_combout $end
$var wire 1 ]& RF|Read_DataA[6]~5_combout $end
$var wire 1 ^& RF|Read_DataA[6]~6_combout $end
$var wire 1 _& RF|Read_DataA[6]~9_combout $end
$var wire 1 `& Multiplier|Subtractor|Add0~9 $end
$var wire 1 a& Multiplier|Subtractor|Add0~11 $end
$var wire 1 b& Multiplier|Subtractor|Add0~12_combout $end
$var wire 1 c& Multiplier|Adder|Add0~23 $end
$var wire 1 d& Multiplier|Adder|Add0~25 $end
$var wire 1 e& Multiplier|Adder|Add0~26_combout $end
$var wire 1 f& Multiplier|Adder|Add0~31_combout $end
$var wire 1 g& Multiplier|Subtractor|Add0~13 $end
$var wire 1 h& Multiplier|Subtractor|Add0~14_combout $end
$var wire 1 i& Multiplier|Adder|Add0~27 $end
$var wire 1 j& Multiplier|Adder|Add0~28_combout $end
$var wire 1 k& Multiplier|Adder|Add0~30_combout $end
$var wire 1 l& Multiplier|Adder|Add0~38_combout $end
$var wire 1 m& Multiplier|Adder|Add0~39_combout $end
$var wire 1 n& Multiplier|Adder|Add0~40_combout $end
$var wire 1 o& REG_Q|Q~9_combout $end
$var wire 1 p& REG_Q|Q~6_combout $end
$var wire 1 q& REG_Q|Q~7_combout $end
$var wire 1 r& REG_Q|Q~4_combout $end
$var wire 1 s& REG_Q|Q~5_combout $end
$var wire 1 t& REG_Q|Q~1_combout $end
$var wire 1 u& REG_Q|Q~2_combout $end
$var wire 1 v& MUX_D|Mux0~0_combout $end
$var wire 1 w& MUX_D|Mux0~1_combout $end
$var wire 1 x& RF|reg5~1_combout $end
$var wire 1 y& RF|reg4~1_combout $end
$var wire 1 z& RF|Read_DataA[7]~0_combout $end
$var wire 1 {& RF|Read_DataA[7]~1_combout $end
$var wire 1 |& RF|reg1~1_combout $end
$var wire 1 }& RF|Read_DataA[7]~2_combout $end
$var wire 1 ~& RF|reg3~1_combout $end
$var wire 1 !' RF|Read_DataA[7]~3_combout $end
$var wire 1 "' RF|Read_DataA[7]~4_combout $end
$var wire 1 #' MUX_A|Mux0~1_combout $end
$var wire 1 $' MUX_B|Mux0~0_combout $end
$var wire 1 %' ALU|Mux8~0_combout $end
$var wire 1 &' MUX_PC|Mux3~0_combout $end
$var wire 1 '' MUX_PC|Mux3~1_combout $end
$var wire 1 (' REG_PC|Address[5]~21 $end
$var wire 1 )' REG_PC|Address[6]~22_combout $end
$var wire 1 *' MUX_A|Mux1~0_combout $end
$var wire 1 +' MUX_A|Mux1~1_combout $end
$var wire 1 ,' ALU|neg_a[5]~11 $end
$var wire 1 -' ALU|neg_a[6]~13 $end
$var wire 1 .' ALU|neg_a[7]~14_combout $end
$var wire 1 /' MUX_B|Mux0~1_combout $end
$var wire 1 0' MUX_B|Mux1~0_combout $end
$var wire 1 1' MUX_B|Mux2~0_combout $end
$var wire 1 2' ALU|neg_b[3]~7 $end
$var wire 1 3' ALU|neg_b[4]~9 $end
$var wire 1 4' ALU|neg_b[5]~11 $end
$var wire 1 5' ALU|neg_b[6]~13 $end
$var wire 1 6' ALU|neg_b[7]~14_combout $end
$var wire 1 7' MUX_B|Mux1~1_combout $end
$var wire 1 8' ALU|neg_b[6]~12_combout $end
$var wire 1 9' ALU|Mux0~1_combout $end
$var wire 1 :' ALU|Mux0~2_combout $end
$var wire 1 ;' ALU|neg_b[5]~10_combout $end
$var wire 1 <' ALU|Mux2~1_combout $end
$var wire 1 =' ALU|Mux2~2_combout $end
$var wire 1 >' ALU|Mux2~0_combout $end
$var wire 1 ?' ALU|Mux2~3_combout $end
$var wire 1 @' ALU|Mux0~0_combout $end
$var wire 1 A' ALU|Mux0~3_combout $end
$var wire 1 B' ALU|Mux8~3_combout $end
$var wire 1 C' ALU|Mux8~4_combout $end
$var wire 1 D' ALU|Mux8~1_combout $end
$var wire 1 E' ALU|Mux8~2_combout $end
$var wire 1 F' ALU|Mux8~5_combout $end
$var wire 1 G' MULT_SEL_A|Output[7]~11_combout $end
$var wire 1 H' REG_A|Q~1_combout $end
$var wire 1 I' REG_A|Q~2_combout $end
$var wire 1 J' ALU|Mux16~1_combout $end
$var wire 1 K' ALU|Mux16~0_combout $end
$var wire 1 L' ALU|Mux16~2_combout $end
$var wire 1 M' ALU|Mux16~3_combout $end
$var wire 1 N' ALU|ovf~combout $end
$var wire 1 O' ALU|Mux9~0_combout $end
$var wire 1 P' ALU|temp~4_combout $end
$var wire 1 Q' ALU|temp~7_combout $end
$var wire 1 R' ALU|Mux9~2_combout $end
$var wire 1 S' ALU|Mux9~3_combout $end
$var wire 1 T' ALU|Equal0~0_combout $end
$var wire 1 U' ALU|Mux14~1_combout $end
$var wire 1 V' ALU|Mux14~3_combout $end
$var wire 1 W' ALU|Mux14~5_combout $end
$var wire 1 X' ALU|Mux14~0_combout $end
$var wire 1 Y' ALU|Mux14~6_combout $end
$var wire 1 Z' ALU|Mux12~2_combout $end
$var wire 1 [' ALU|Mux12~4_combout $end
$var wire 1 \' MUX_A|Mux4~0_combout $end
$var wire 1 ]' MUX_A|Mux4~1_combout $end
$var wire 1 ^' ALU|Mux12~1_combout $end
$var wire 1 _' ALU|Mux12~5_combout $end
$var wire 1 `' ALU|Mux12~0_combout $end
$var wire 1 a' ALU|Mux12~6_combout $end
$var wire 1 b' ALU|Equal0~1_combout $end
$var wire 1 c' ALU|Mux8~6_combout $end
$var wire 1 d' ALU|Equal0~2_combout $end
$var wire 1 e' MULT_SEL_A|Output[7]~2_combout $end
$var wire 1 f' MULT_SEL_A|Output[6]~3_combout $end
$var wire 1 g' MULT_SEL_A|Output[5]~13_combout $end
$var wire 1 h' MULT_SEL_A|Output[1]~9_combout $end
$var wire 1 i' WB_SEL~combout $end
$var wire 1 j' UL_SEL~combout $end
$var wire 1 k' inst11|Output[15]~0_combout $end
$var wire 1 l' inst11|Output[14]~1_combout $end
$var wire 1 m' inst11|Output[14]~2_combout $end
$var wire 1 n' inst11|Output[13]~3_combout $end
$var wire 1 o' inst11|Output[13]~4_combout $end
$var wire 1 p' inst11|Output[12]~5_combout $end
$var wire 1 q' inst11|Output[12]~6_combout $end
$var wire 1 r' inst11|Output[11]~7_combout $end
$var wire 1 s' inst11|Output[11]~8_combout $end
$var wire 1 t' inst11|Output[10]~9_combout $end
$var wire 1 u' inst11|Output[10]~10_combout $end
$var wire 1 v' inst11|Output[9]~11_combout $end
$var wire 1 w' inst11|Output[9]~12_combout $end
$var wire 1 x' inst11|Output[8]~13_combout $end
$var wire 1 y' inst11|Output[8]~14_combout $end
$var wire 1 z' inst11|Output[7]~15_combout $end
$var wire 1 {' inst11|Output[6]~16_combout $end
$var wire 1 |' inst11|Output[5]~17_combout $end
$var wire 1 }' inst11|Output[4]~18_combout $end
$var wire 1 ~' inst11|Output[3]~19_combout $end
$var wire 1 !( inst11|Output[2]~20_combout $end
$var wire 1 "( inst11|Output[1]~21_combout $end
$var wire 1 #( inst11|Output[0]~22_combout $end
$var wire 1 $( RF|reg4~9_combout $end
$var wire 1 %( RF|Read_DataA[0]~35_combout $end
$var wire 1 &( RF|Read_DataA[0]~36_combout $end
$var wire 1 '( RF|reg3~9_combout $end
$var wire 1 (( RF|reg2~9_combout $end
$var wire 1 )( RF|Read_DataA[0]~38_combout $end
$var wire 1 *( RF|Read_DataA[0]~39_combout $end
$var wire 1 +( PLUS1_ADDER|Output[2]~0_combout $end
$var wire 1 ,( altera_reserved_tms~combout $end
$var wire 1 -( altera_reserved_tck~combout $end
$var wire 1 .( altera_reserved_tdi~combout $end
$var wire 1 /( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 0( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 1( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 2( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 3( altera_internal_jtag~TDIUTAP $end
$var wire 1 4( altera_internal_jtag~TMSUTAP $end
$var wire 1 5( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 6( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 7( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 8( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 9( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 :( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 ;( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 <( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 =( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 >( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 ?( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 @( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 A( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 B( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 C( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 D( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 E( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 F( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 G( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 H( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 I( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 J( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 K( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 L( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 M( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 N( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 O( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 P( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 Q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 R( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 S( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 T( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 U( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 V( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 W( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 X( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 Y( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 Z( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 [( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 \( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 ]( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 ^( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 _( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 `( ~QIC_CREATED_GND~I_combout $end
$var wire 1 a( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout $end
$var wire 1 b( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout $end
$var wire 1 c( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 d( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 e( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 f( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout $end
$var wire 1 g( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 h( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 i( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 j( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 k( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 l( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 m( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 n( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 o( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 p( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 q( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 r( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 s( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 t( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 u( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 v( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 w( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 x( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 y( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 z( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 {( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 |( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 }( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 ~( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 !) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 ") auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 #) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 $) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 %) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 &) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 ') auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 () auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 )) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 *) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 +) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 ,) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 -) inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 .) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 /) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 0) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 1) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout $end
$var wire 1 2) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout $end
$var wire 1 3) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 4) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 5) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout $end
$var wire 1 6) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 7) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 8) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 9) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 :) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 ;) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 <) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 =) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 >) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 ?) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 @) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 A) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 B) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 C) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 D) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 E) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout $end
$var wire 1 F) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 G) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 H) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 I) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 J) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 K) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 L) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 M) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 N) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 O) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 P) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 Q) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 R) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 S) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 T) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 U) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 V) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 W) inst_mem|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 X) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout $end
$var wire 1 Y) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout $end
$var wire 1 Z) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 [) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 \) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 ]) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 ^) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 _) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 `) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 a) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 b) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 c) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 d) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 e) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 f) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 g) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 h) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 i) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 j) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 k) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 l) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 m) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 n) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 o) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 p) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 q) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 r) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 s) inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 t) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 u) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 v) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 w) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 x) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 y) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 z) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 {) inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 |) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout $end
$var wire 1 }) inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 ~) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 !* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 "* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 #* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 $* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 %* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 &* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 '* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 (* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 )* inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 ** inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 +* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout $end
$var wire 1 ,* inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 -* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout $end
$var wire 1 .* inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 /* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout $end
$var wire 1 0* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 1* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 2* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 3* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 4* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 5* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 6* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 7* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout $end
$var wire 1 8* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 9* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 :* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout $end
$var wire 1 ;* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 <* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 =* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 >* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 ?* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 @* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 A* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout $end
$var wire 1 B* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 $end
$var wire 1 C* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 $end
$var wire 1 D* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout $end
$var wire 1 E* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout $end
$var wire 1 F* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout $end
$var wire 1 G* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 H* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout $end
$var wire 1 I* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 $end
$var wire 1 J* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout $end
$var wire 1 K* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 $end
$var wire 1 L* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout $end
$var wire 1 M* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout $end
$var wire 1 N* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout $end
$var wire 1 O* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 P* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 Q* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 R* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 S* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout $end
$var wire 1 T* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 U* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 V* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 W* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 X* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 Y* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 Z* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 [* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 \* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 ]* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout $end
$var wire 1 ^* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 _* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 `* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 a* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 b* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout $end
$var wire 1 c* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 d* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout $end
$var wire 1 e* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout $end
$var wire 1 f* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 g* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 h* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 i* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 j* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 k* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 l* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 m* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 n* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 o* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 p* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 q* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout $end
$var wire 1 r* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout $end
$var wire 1 s* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 t* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 u* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout $end
$var wire 1 v* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 w* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 x* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 y* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 z* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 {* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 |* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 }* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 ~* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 !+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 "+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 #+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 $+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 %+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 &+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 '+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 (+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 )+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 *+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 ++ inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 ,+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 -+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 .+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 /+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 0+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 1+ altera_internal_jtag~TCKUTAP $end
$var wire 1 2+ altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 3+ REG_PC|Address[0]~10_combout $end
$var wire 1 4+ REG_PC|Address[3]~16_combout $end
$var wire 1 5+ REG_PC|Address[4]~18_combout $end
$var wire 1 6+ REG_PC|Address[6]~23 $end
$var wire 1 7+ REG_PC|Address[7]~24_combout $end
$var wire 1 8+ MUX_PC|Mux1~0_combout $end
$var wire 1 9+ REG_PC|Address[7]~25 $end
$var wire 1 :+ REG_PC|Address[8]~27_combout $end
$var wire 1 ;+ MUX_PC|Mux0~0_combout $end
$var wire 1 <+ REG_PC|Address[8]~28 $end
$var wire 1 =+ REG_PC|Address[9]~29_combout $end
$var wire 1 >+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 ?+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~1_combout $end
$var wire 1 @+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 A+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 B+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 C+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 D+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 E+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 F+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 G+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 H+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 I+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 J+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 K+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 L+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 M+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 N+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 O+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 P+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 Q+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 R+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 S+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 T+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 U+ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 V+ altera_internal_jtag~TDO $end
$var wire 1 W+ REG_A|Q [7] $end
$var wire 1 X+ REG_A|Q [6] $end
$var wire 1 Y+ REG_A|Q [5] $end
$var wire 1 Z+ REG_A|Q [4] $end
$var wire 1 [+ REG_A|Q [3] $end
$var wire 1 \+ REG_A|Q [2] $end
$var wire 1 ]+ REG_A|Q [1] $end
$var wire 1 ^+ REG_A|Q [0] $end
$var wire 1 _+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 `+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 a+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 b+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 c+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 d+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 e+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 f+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 g+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 h+ REG_Q|Q [7] $end
$var wire 1 i+ REG_Q|Q [6] $end
$var wire 1 j+ REG_Q|Q [5] $end
$var wire 1 k+ REG_Q|Q [4] $end
$var wire 1 l+ REG_Q|Q [3] $end
$var wire 1 m+ REG_Q|Q [2] $end
$var wire 1 n+ REG_Q|Q [1] $end
$var wire 1 o+ REG_Q|Q [0] $end
$var wire 1 p+ ALU|carry [7] $end
$var wire 1 q+ ALU|carry [6] $end
$var wire 1 r+ ALU|carry [5] $end
$var wire 1 s+ ALU|carry [4] $end
$var wire 1 t+ ALU|carry [3] $end
$var wire 1 u+ ALU|carry [2] $end
$var wire 1 v+ ALU|carry [1] $end
$var wire 1 w+ ALU|carry [0] $end
$var wire 1 x+ REG_PC|Address [9] $end
$var wire 1 y+ REG_PC|Address [8] $end
$var wire 1 z+ REG_PC|Address [7] $end
$var wire 1 {+ REG_PC|Address [6] $end
$var wire 1 |+ REG_PC|Address [5] $end
$var wire 1 }+ REG_PC|Address [4] $end
$var wire 1 ~+ REG_PC|Address [3] $end
$var wire 1 !, REG_PC|Address [2] $end
$var wire 1 ", REG_PC|Address [1] $end
$var wire 1 #, REG_PC|Address [0] $end
$var wire 1 $, RF|reg7 [7] $end
$var wire 1 %, RF|reg7 [6] $end
$var wire 1 &, RF|reg7 [5] $end
$var wire 1 ', RF|reg7 [4] $end
$var wire 1 (, RF|reg7 [3] $end
$var wire 1 ), RF|reg7 [2] $end
$var wire 1 *, RF|reg7 [1] $end
$var wire 1 +, RF|reg7 [0] $end
$var wire 1 ,, RF|reg6 [7] $end
$var wire 1 -, RF|reg6 [6] $end
$var wire 1 ., RF|reg6 [5] $end
$var wire 1 /, RF|reg6 [4] $end
$var wire 1 0, RF|reg6 [3] $end
$var wire 1 1, RF|reg6 [2] $end
$var wire 1 2, RF|reg6 [1] $end
$var wire 1 3, RF|reg6 [0] $end
$var wire 1 4, RF|reg5 [7] $end
$var wire 1 5, RF|reg5 [6] $end
$var wire 1 6, RF|reg5 [5] $end
$var wire 1 7, RF|reg5 [4] $end
$var wire 1 8, RF|reg5 [3] $end
$var wire 1 9, RF|reg5 [2] $end
$var wire 1 :, RF|reg5 [1] $end
$var wire 1 ;, RF|reg5 [0] $end
$var wire 1 <, RF|reg4 [7] $end
$var wire 1 =, RF|reg4 [6] $end
$var wire 1 >, RF|reg4 [5] $end
$var wire 1 ?, RF|reg4 [4] $end
$var wire 1 @, RF|reg4 [3] $end
$var wire 1 A, RF|reg4 [2] $end
$var wire 1 B, RF|reg4 [1] $end
$var wire 1 C, RF|reg4 [0] $end
$var wire 1 D, RF|reg3 [7] $end
$var wire 1 E, RF|reg3 [6] $end
$var wire 1 F, RF|reg3 [5] $end
$var wire 1 G, RF|reg3 [4] $end
$var wire 1 H, RF|reg3 [3] $end
$var wire 1 I, RF|reg3 [2] $end
$var wire 1 J, RF|reg3 [1] $end
$var wire 1 K, RF|reg3 [0] $end
$var wire 1 L, RF|reg2 [7] $end
$var wire 1 M, RF|reg2 [6] $end
$var wire 1 N, RF|reg2 [5] $end
$var wire 1 O, RF|reg2 [4] $end
$var wire 1 P, RF|reg2 [3] $end
$var wire 1 Q, RF|reg2 [2] $end
$var wire 1 R, RF|reg2 [1] $end
$var wire 1 S, RF|reg2 [0] $end
$var wire 1 T, RF|reg1 [7] $end
$var wire 1 U, RF|reg1 [6] $end
$var wire 1 V, RF|reg1 [5] $end
$var wire 1 W, RF|reg1 [4] $end
$var wire 1 X, RF|reg1 [3] $end
$var wire 1 Y, RF|reg1 [2] $end
$var wire 1 Z, RF|reg1 [1] $end
$var wire 1 [, RF|reg1 [0] $end
$var wire 1 \, RF|reg0 [7] $end
$var wire 1 ], RF|reg0 [6] $end
$var wire 1 ^, RF|reg0 [5] $end
$var wire 1 _, RF|reg0 [4] $end
$var wire 1 `, RF|reg0 [3] $end
$var wire 1 a, RF|reg0 [2] $end
$var wire 1 b, RF|reg0 [1] $end
$var wire 1 c, RF|reg0 [0] $end
$var wire 1 d, Multiplier|Q [7] $end
$var wire 1 e, Multiplier|Q [6] $end
$var wire 1 f, Multiplier|Q [5] $end
$var wire 1 g, Multiplier|Q [4] $end
$var wire 1 h, Multiplier|Q [3] $end
$var wire 1 i, Multiplier|Q [2] $end
$var wire 1 j, Multiplier|Q [1] $end
$var wire 1 k, Multiplier|Q [0] $end
$var wire 1 l, Multiplier|M [7] $end
$var wire 1 m, Multiplier|M [6] $end
$var wire 1 n, Multiplier|M [5] $end
$var wire 1 o, Multiplier|M [4] $end
$var wire 1 p, Multiplier|M [3] $end
$var wire 1 q, Multiplier|M [2] $end
$var wire 1 r, Multiplier|M [1] $end
$var wire 1 s, Multiplier|M [0] $end
$var wire 1 t, Multiplier|A [7] $end
$var wire 1 u, Multiplier|A [6] $end
$var wire 1 v, Multiplier|A [5] $end
$var wire 1 w, Multiplier|A [4] $end
$var wire 1 x, Multiplier|A [3] $end
$var wire 1 y, Multiplier|A [2] $end
$var wire 1 z, Multiplier|A [1] $end
$var wire 1 {, Multiplier|A [0] $end
$var wire 1 |, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 }, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 ~, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 !- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 "- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 #- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 $- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 %- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 &- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 '- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 (- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 )- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 *- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 +- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 ,- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 -- inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 .- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 /- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 0- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 1- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 2- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 3- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 4- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 5- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 6- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 7- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 8- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 9- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 :- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 ;- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 <- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 =- inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 >- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 ?- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 @- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 A- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 B- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 C- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 D- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 E- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 F- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 G- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 H- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 I- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 J- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 K- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 L- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 M- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 N- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 O- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 P- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 Q- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 R- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 S- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 T- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 U- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 V- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 W- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 X- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 Y- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 Z- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 [- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 \- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 ]- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 ^- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 _- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 `- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 a- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 b- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 c- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 d- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 e- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 f- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 g- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 h- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 i- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 j- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 k- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 l- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 m- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 n- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 o- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 p- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 q- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 r- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 s- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 t- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 u- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 v- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 w- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 x- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 y- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 z- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 {- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 |- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 }- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 ~- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 !. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 ". inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 #. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 $. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 %. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 &. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 '. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 (. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 ). inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 *. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 +. inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 ,. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 -. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 .. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 /. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 0. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 1. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 2. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 3. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 4. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 5. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 6. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 7. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 8. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 9. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 :. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 ;. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 <. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 =. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 >. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 ?. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 @. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 A. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 B. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 C. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 D. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 E. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 F. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 G. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 H. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 I. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 J. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 K. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 L. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 M. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 N. inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 O. PC_MUX_SEL~combout [1] $end
$var wire 1 P. PC_MUX_SEL~combout [0] $end
$var wire 1 Q. OAP~combout [2] $end
$var wire 1 R. OAP~combout [1] $end
$var wire 1 S. OAP~combout [0] $end
$var wire 1 T. INST_MEM_OUT~combout [15] $end
$var wire 1 U. INST_MEM_OUT~combout [14] $end
$var wire 1 V. INST_MEM_OUT~combout [13] $end
$var wire 1 W. INST_MEM_OUT~combout [12] $end
$var wire 1 X. INST_MEM_OUT~combout [11] $end
$var wire 1 Y. INST_MEM_OUT~combout [10] $end
$var wire 1 Z. INST_MEM_OUT~combout [9] $end
$var wire 1 [. INST_MEM_OUT~combout [8] $end
$var wire 1 \. INST_MEM_OUT~combout [7] $end
$var wire 1 ]. INST_MEM_OUT~combout [6] $end
$var wire 1 ^. INST_MEM_OUT~combout [5] $end
$var wire 1 _. INST_MEM_OUT~combout [4] $end
$var wire 1 `. INST_MEM_OUT~combout [3] $end
$var wire 1 a. INST_MEM_OUT~combout [2] $end
$var wire 1 b. INST_MEM_OUT~combout [1] $end
$var wire 1 c. INST_MEM_OUT~combout [0] $end
$var wire 1 d. D_SEL~combout [1] $end
$var wire 1 e. D_SEL~combout [0] $end
$var wire 1 f. DATA_MEM_OUT~combout [15] $end
$var wire 1 g. DATA_MEM_OUT~combout [14] $end
$var wire 1 h. DATA_MEM_OUT~combout [13] $end
$var wire 1 i. DATA_MEM_OUT~combout [12] $end
$var wire 1 j. DATA_MEM_OUT~combout [11] $end
$var wire 1 k. DATA_MEM_OUT~combout [10] $end
$var wire 1 l. DATA_MEM_OUT~combout [9] $end
$var wire 1 m. DATA_MEM_OUT~combout [8] $end
$var wire 1 n. DATA_MEM_OUT~combout [7] $end
$var wire 1 o. DATA_MEM_OUT~combout [6] $end
$var wire 1 p. DATA_MEM_OUT~combout [5] $end
$var wire 1 q. DATA_MEM_OUT~combout [4] $end
$var wire 1 r. DATA_MEM_OUT~combout [3] $end
$var wire 1 s. DATA_MEM_OUT~combout [2] $end
$var wire 1 t. DATA_MEM_OUT~combout [1] $end
$var wire 1 u. DATA_MEM_OUT~combout [0] $end
$var wire 1 v. B_SEL~combout [1] $end
$var wire 1 w. B_SEL~combout [0] $end
$var wire 1 x. A_SEL~combout [1] $end
$var wire 1 y. A_SEL~combout [0] $end
$var wire 1 z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 {. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 |. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 }. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 ~. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 !/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 "/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 #/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 $/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 %/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 &/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 '/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 (/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 )/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 */ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 +/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 ,/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 -/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 ./ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 // auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 0/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 1/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 2/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 3/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 4/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 5/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 6/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 7/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 8/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 9/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 :/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 ;/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 </ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 =/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 >/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 ?/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 @/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 A/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 B/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 C/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 D/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 E/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 F/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 G/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 H/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 I/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 J/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 K/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 L/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 M/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 N/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 O/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 P/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 Q/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 R/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 S/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 T/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 U/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 V/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 W/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 X/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 Y/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 Z/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 [/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 \/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 ]/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 ^/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 _/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 `/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 a/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 b/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 c/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 d/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 e/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 f/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 g/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 h/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 i/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 j/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 k/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 l/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 m/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 n/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 o/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 p/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 q/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 r/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 s/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 t/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 u/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 v/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 w/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 x/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 y/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 z/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 {/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 |/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 }/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 ~/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 !0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 "0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 #0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 $0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 %0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 &0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 '0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 (0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 )0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 *0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 +0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 ,0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 -0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 .0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 /0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 00 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 10 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 20 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 30 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 40 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 50 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 60 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 70 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 80 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 90 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 :0 inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 ;0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 <0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 =0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 >0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 ?0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 @0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 A0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 B0 inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
b0 %
b1010101101010101 &
0'
b1111111111111 (
0)
0*
0+
0,
b0 -
0.
b0 /
00
01
02
03
04
05
06
07
0?
0>
0=
0<
0;
0:
09
08
0G
0F
0E
0D
0C
0B
0A
0@
0H
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0c
1g
0f
0e
0d
0o
0n
0m
0l
0k
0j
0i
0h
0p
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0#!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0;!
0:!
09!
08!
07!
06!
05!
04!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
1F!
1E!
1D!
1I!
1H!
1G!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
1R!
xS!
0T!
1U!
xV!
1W!
1X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
1i!
1j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
1r!
1s!
0t!
0u!
0v!
1w!
0x!
0y!
1z!
1{!
0|!
0}!
1~!
0!"
1""
0#"
1$"
0%"
1&"
0'"
1("
0)"
1*"
1+"
0,"
1-"
1."
0/"
10"
11"
02"
13"
04"
15"
16"
07"
18"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
1K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
1/#
10#
01#
02#
03#
04#
15#
06#
17#
08#
19#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
xL#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
xf#
0g#
0h#
xi#
0j#
0k#
0l#
0m#
1n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
1$$
0%$
1&$
1'$
0($
1)$
0*$
0+$
1,$
0-$
0.$
1/$
00$
01$
12$
13$
04$
05$
16$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
0E$
1F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
1b$
0c$
0d$
1e$
0f$
0g$
1h$
0i$
0j$
1k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
1s$
0t$
1u$
0v$
0w$
0x$
1y$
0z$
1{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
1.%
0/%
00%
01%
02%
03%
04%
05%
06%
17%
08%
09%
0:%
0;%
1<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
1K%
0L%
0M%
0N%
1O%
0P%
0Q%
0R%
0S%
0T%
0U%
1V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
1k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
0u%
0v%
1w%
0x%
0y%
1z%
0{%
1|%
0}%
0~%
0!&
1"&
0#&
1$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
16&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
1U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
1]&
0^&
0_&
1`&
0a&
0b&
0c&
1d&
0e&
0f&
1g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
1z&
0{&
0|&
1}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
1('
0)'
0*'
0+'
0,'
1-'
0.'
0/'
00'
01'
02'
13'
04'
15'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
1B'
1C'
1D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
1T'
0U'
0V'
0W'
0X'
0Y'
1Z'
1['
0\'
0]'
0^'
0_'
0`'
0a'
1b'
0c'
1d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
1%(
0&(
0'(
0((
0)(
0*(
1+(
z,(
z-(
z.(
1/(
00(
11(
02(
z3(
z4(
05(
06(
07(
08(
09(
0:(
1;(
0<(
0=(
x>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
1G(
0H(
1I(
1J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
1T(
0U(
0V(
1W(
0X(
1Y(
1Z(
1[(
0\(
0](
0^(
1_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
1h(
0i(
0j(
1k(
0l(
0m(
0n(
1o(
0p(
0q(
0r(
1s(
0t(
0u(
0v(
1w(
0x(
0y(
0z(
0{(
0|(
1}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
1()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
17)
08)
09)
1:)
0;)
0<)
0=)
0>)
0?)
0@)
1A)
0B)
0C)
0D)
1E)
0F)
1G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
1R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
1\)
0])
0^)
0_)
1`)
0a)
0b)
0c)
1d)
0e)
0f)
0g)
1h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
12*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
1A*
1B*
0C*
1D*
0E*
1F*
1G*
1H*
0I*
1J*
1K*
1L*
0M*
0N*
xO*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
1Y*
0Z*
1[*
1\*
0]*
1^*
0_*
0`*
0a*
0b*
0c*
1d*
0e*
1f*
1g*
0h*
0i*
0j*
0k*
1l*
0m*
0n*
1o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
z1+
x2+
13+
04+
05+
06+
07+
08+
19+
0:+
0;+
0<+
0=+
x>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
1R+
0S+
0T+
1U+
zV+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0b+
0a+
0`+
0_+
0g+
0f+
0e+
0d+
0c+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0w+
0v+
0u+
0t+
0s+
0r+
0q+
zp+
0#,
0",
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0+,
0*,
0),
0(,
0',
0&,
0%,
0$,
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0;,
0:,
09,
08,
07,
06,
05,
04,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0{,
0z,
0y,
0x,
0w,
0v,
0u,
zt,
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0$-
0#-
0"-
0!-
0~,
0},
0|,
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0B-
0A-
0@-
0?-
0>-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0D-
0C-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0`-
0_-
0^-
0]-
0e-
0d-
0c-
0b-
0a-
0i-
0h-
0g-
0f-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0+.
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
00.
0/.
0..
0-.
0,.
0@.
0?.
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
0J.
0I.
0H.
0G.
0F.
0E.
0D.
0C.
0B.
0A.
0N.
0M.
0L.
0K.
0P.
0O.
0S.
0R.
0Q.
1c.
1b.
1a.
1`.
1_.
1^.
1].
1\.
1[.
1Z.
1Y.
1X.
1W.
0V.
0U.
0T.
0e.
0d.
1u.
0t.
1s.
0r.
1q.
0p.
1o.
0n.
1m.
1l.
0k.
1j.
0i.
1h.
0g.
1f.
0w.
0v.
0y.
0x.
0~.
0}.
0|.
0{.
0z.
0*/
0)/
0(/
0'/
0&/
0%/
0$/
0#/
0"/
0!/
01/
00/
0//
0./
0-/
0,/
0+/
05/
04/
03/
02/
09/
08/
07/
06/
0</
0;/
0:/
0@/
0?/
0>/
0=/
0D/
0C/
0B/
0A/
0G/
0F/
0E/
0W/
0V/
0U/
0T/
0S/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0I/
0H/
0\/
0[/
0Z/
0Y/
0X/
0`/
0_/
0^/
0]/
0d/
0c/
0b/
0a/
0h/
0g/
0f/
0e/
0l/
0k/
0j/
0i/
0p/
0o/
0n/
0m/
0t/
0s/
0r/
0q/
0x/
0w/
0v/
0u/
0|/
0{/
0z/
0y/
0"0
0!0
0~/
0}/
0&0
0%0
0$0
0#0
0*0
0)0
0(0
0'0
0.0
0-0
0,0
0+0
020
010
000
0/0
060
050
040
030
0:0
090
080
070
0>0
0=0
0<0
0;0
0B0
0A0
0@0
0?0
$end
#10000
1$
1s#
1t#
0S!
#20000
b10 !
b10 "
b11 "
b10 %
1)
0$
1d.
1w.
1v.
1x.
1y#
0s#
0t#
1S!
1w&
1R&
14&
1r%
1]%
17'
11'
10'
1/'
1$'
1"%
1q$
1a$
1]$
1R$
1>$
19$
1E"
1?"
17"
1+%
1S&
19'
14'
1;'
1X%
1T%
1="
1Q'
05'
18'
1B"
1A"
0D'
16'
1L'
1$%
1#%
1D"
03'
1^!
1r$
1j$
1^$
1t"
1M&
0s$
1:$
1w$
1<'
1p$
1J!
1P!
1N!
1L!
08'
1<"
1>"
06'
1P'
1C"
1E'
1%%
0;'
1!%
0J"
1t$
0Z'
12'
1v$
0d'
1N&
1@&
0u$
1>&
1H"
1G"
1Q!
0P'
1Y%
1R'
1F'
1&%
0<"
1V'
0K"
0>&
0['
1F"
0^!
1O&
0v$
1?&
1I"
0R!
1G
0T'
1Z%
1S'
1c'
1G'
1'%
1W'
0?&
1_'
0!%
1A&
1g'
1[%
1f'
1e'
1I'
0b'
1(%
1Y'
1a'
1C&
1c
14%
1)%
1h'
1n%
1D&
1B
1A
1@
1C
1H&
1p%
1F&
1F
1D
1E
#30000
1$
1s#
1t#
0S!
1W+
1^+
1]+
1\+
1[+
1Y+
1X+
1Z+
13%
1R"
1G&
1E&
1o%
1T"
15%
1K
1J
1I
18
1R
1?
1Q
1>
1P
1=
1O
1<
1M
1:
1L
19
1N
1;
1H'
#40000
b11 %
11
b1 %
0)
0$
1e.
0d.
1($
0y#
0s#
0t#
1S!
1v&
0R&
13&
1+&
1q%
1b%
1\%
1,%
0w&
04&
0r%
0]%
0k$
0O&
0+%
1w&
14&
1l$
1r%
1Z&
1]%
1/%
1m$
1p"
1O!
1K!
1M!
0J!
0P!
0N!
0L!
1^"
1o"
1j"
18%
1J!
1P!
1N!
1L!
#50000
1$
1s#
1t#
0S!
1%,
1&,
1',
1),
1+,
1*,
1(,
1$,
1^&
1/"
19%
12"
10%
1V$
1o$
1%"
1&(
1W&
18&
19"
1u%
1i$
1{&
1l%
1_&
1f%
1>%
1`%
11%
1W$
1I$
1.&
1*(
1X&
19&
18$
1y%
1P$
1"'
1m%
1+'
1S%
1Y$
1\$
1<$
1:&
1]'
1#'
15!
1%!
1=!
1-!
16!
1&!
1>!
1.!
1?!
1/!
17!
1'!
1A!
11!
19!
1)!
1;!
1+!
1C!
13!
1:!
1*!
1B!
12!
18!
1(!
1@!
10!
14!
1$!
1<!
1,!
1P'
1O'
1:'
0B"
0-'
1\!
1='
1,'
1W%
1@"
0="
1<"
0$%
1!%
1Z$
1u"
0V%
1[!
1B&
1?&
1_$
0H"
0{$
1Z!
1L&
0y$
1?$
1X'
1U'
1z$
1;&
1B$
1`'
1^'
1U%
1|$
1x$
1K'
0E'
0B'
1.'
1%'
1A'
0C"
0.'
1@'
0A"
1?'
0\!
1>'
0X%
0>"
0%%
1v"
0W%
1s"
0D"
1`$
0I"
0|$
1w"
0G"
0M&
0;&
1w+
0W'
0Z!
0V'
1<&
1=&
0_'
0[!
1}$
0F"
1~$
1N'
1M'
0F'
1q+
0R'
1r+
0@'
1A"
0Y%
0&%
1s+
0>'
1X%
1u+
0A&
0}$
1F"
0N&
1V'
1J"
0Y'
0w"
1G"
1v+
0a'
0s"
1D"
1t+
0c'
0G'
1p
1H
0N'
1D'
1B'
0S'
0P'
1@'
1B"
0A"
0Z%
0'%
1>'
0X%
1="
0<"
1Z'
1}$
0C&
0V'
1K"
0h'
0?&
1w"
1H"
0G"
0n%
1$%
0!%
1s"
0D"
0e'
0G
0c
1E'
0f'
1T'
1C"
0g'
1b'
0(%
1>"
1['
0F"
0D&
1W'
1I"
1%%
0p
0F
0D
0@
1F'
1d'
1R'
1Y%
1_'
1Y'
1A&
1&%
0A
0B
0C
0E
1c'
1G'
1S'
0T'
1Z%
1a'
1h'
0b'
1C&
1'%
1R!
1e'
0d'
1f'
1g'
1n%
1D&
1(%
1c
1F
1@
0R!
1A
1B
1D
1E
1C
#60000
b0 !
b1 "
b0 "
01
0$
0w.
0v.
0x.
0($
0s#
0t#
1S!
07'
0$'
0r$
0q$
0p$
0j$
0a$
0]$
0R$
0>$
09$
0E"
0?"
07"
0Z'
0D'
0@'
0>'
16'
18'
1;'
0<&
1X%
0$%
0}$
1v$
1>&
0w"
0s"
0J"
0H"
1G"
1D"
0B"
1A"
0="
1^!
1]!
0]'
0+'
0#'
0:&
0S%
0\$
0Y$
0<$
1k$
0O'
09'
0L'
0%'
1r$
0@&
1H"
1j$
0B&
0^$
0Z$
0t"
1M&
1s$
0?$
0X'
0:$
0`'
0w$
0<'
0@"
1p$
0['
1F"
0%%
1V'
0K"
0I"
0C"
0>"
0^'
1|$
0Q'
1B"
1\!
0K'
0B'
1.'
0U'
1;&
1W%
0T%
1="
1Z!
1$%
0#%
1[!
0L&
1y$
0Z&
08%
0/%
0m$
0l$
0p"
0o"
0j"
0^"
0:'
1N'
0M'
1<&
0t$
0]!
0A&
1I"
1}$
0_$
0u"
1N&
0w+
0B$
0x$
0='
1w"
0G"
0&%
0R'
0Y%
0F"
1C"
1@'
0A"
0V'
1>'
0X%
1>"
1%%
1s"
0D"
0M&
0z$
0;&
0A'
0=&
1u$
0>&
0C&
1A&
0~$
0`$
0v"
0<&
1J"
0?'
0'%
0S'
0Z%
1R'
1Y%
1&%
0N&
1{$
0Z!
1V'
1p
0H
1G
0q+
0v+
02'
0v$
1?&
0D&
1C&
0t+
0u+
0s+
0V'
1K"
0r+
0(%
0f'
0g'
1S'
1Z%
1'%
0U%
0|$
0w"
1G"
0G
0N'
1D'
1B'
0?&
0H"
0G"
13'
0^!
1D&
0$%
1!%
0s"
1D"
1Z'
0}$
0>'
1X%
0="
1<"
0W'
1P'
0@'
0B"
1A"
1f'
1g'
1(%
1V%
0[!
1F"
0E
0C
0A
0B
0E'
0I"
04'
0;'
0!%
0%%
1['
0F"
0>"
0Y'
0C"
0,'
0W%
0D"
0p
1E
1A
1B
1C
0F'
0A&
15'
08'
0<"
0&%
0_'
0Y%
0h'
0R'
1-'
0\!
0X%
0c'
0G'
0C&
06'
0P'
0'%
0a'
0Z%
0S'
0.'
0A"
0F
0e'
1b'
0D&
0(%
0n%
0g'
0f'
1T'
0c
1d'
0@
0E
0C
0D
0B
0A
1R!
#70000
1$
1s#
1t#
0S!
#80000
b0 %
0$
0e.
0s#
0t#
1S!
0v&
0S&
03&
0+&
0q%
0b%
0\%
0,%
0w&
04&
0r%
0]%
0Q!
0O!
0K!
0M!
0J!
0P!
0N!
0L!
#90000
1$
1s#
1t#
0S!
#100000
b111111111111 (
b111111011111 (
b111111001111 (
b111111000111 (
b111111000011 (
b111111000001 (
1'
1*
b10 %
1)
b10 !
b10 "
b11 "
b11 %
0$
1#$
1u#
1y#
1w.
1v.
1x.
1e.
1d.
0b.
0a.
0`.
0_.
0^.
0W.
0s#
0t#
1S!
1t&
1r&
1p&
1o&
1Q&
1)&
1L$
1z"
1x"
0I'
0H&
0F&
0p%
0[%
04%
1+%
0)%
01'
00'
0/'
0"%
0r$
0p$
0j$
1>$
0Z'
1Q'
0D'
16'
05'
18'
14'
1;'
1@&
1X%
1T%
1$%
1#%
12'
1v$
0u$
1>&
0J"
1H"
1G"
1D"
1B"
1A"
1="
03'
1^!
1t$
1]!
1]'
1+'
1#'
1:&
1S%
1\$
1Y$
1<$
1v&
1S&
1R&
13&
1+&
1*&
1q%
1b%
1a%
1\%
1,%
1Q$
1w&
14&
1r%
1]%
0g
1u&
1s&
1q&
12&
1K$
0X%
0A"
1D'
0D"
1J"
0t$
0]!
0G"
1Z'
1M&
0s$
1?$
0['
1F"
1%%
1V'
0K"
1I"
1C"
1>"
1^'
1U%
1|$
0-'
1\!
1K'
0B'
1.'
1U'
1z$
1;&
1,'
1W%
0{$
1Z!
0V%
1[!
1L&
0y$
0w&
04&
0r%
0]%
1Q!
1O!
1K!
1M!
1J!
1P!
1N!
1L!
1Y%
1E'
1K"
1u$
0>&
1['
0d'
1N&
1t$
1]!
1w+
1&%
1A&
1R'
0[!
0.'
1A"
0Z!
0\!
1X%
0|$
1G"
0W%
1D"
0M&
0;&
0J!
0P!
0N!
0L!
0T'
1Z%
1F'
1W'
02'
0v$
1?&
1_'
1O&
0u$
1>&
1B$
0J"
1'%
1C&
1S'
0D"
0G"
0A"
0F"
0X%
1d'
0N&
0V'
0R!
1G
0d'
1g'
1[%
1c'
1G'
1Y'
13'
0^!
1a'
12'
1v$
0?&
1=&
1V'
0K"
0b'
1(%
1D&
1f'
0O&
1R!
0G
1e'
1I'
1h'
04'
0;'
1!%
1n%
03'
1^!
1v+
0W'
1)%
1F&
14%
0R!
1B
1c
1C
1E
1A
1H&
15'
08'
1<"
1p%
14'
1;'
0!%
1?&
1_$
0H"
1G"
0Y'
1@
1F
1D
06'
1P'
05'
18'
0<"
1`$
0I"
0h'
16'
0P'
1u+
0A&
0H&
0F
0Z'
1x$
0C&
0['
1F"
1~$
0D&
0_'
1t+
0F&
0E
0a'
0$%
1!%
1u"
1D"
0n%
0%%
1v"
0p%
0&%
1s+
0D
0'%
1='
1X%
0="
1<"
1b'
0(%
1?'
0>"
0)%
1r+
0Y%
0C
1P'
1:'
0B"
1A"
0Z%
1A'
0C"
0g'
0[%
1q+
0R'
0B
1M'
0D'
1B'
0S'
0E'
0f'
1T'
1H
0F'
04%
0A
0c'
0G'
0e'
1d'
0I'
0c
0@
1R!
#110000
1$
1s#
1t#
0S!
0W+
1h+
1i+
1j+
1k+
1o+
0^+
0]+
0\+
1n+
1m+
0[+
0Y+
0X+
0Z+
1l+
03%
0R"
1z'
1y'
1w'
1u'
1s'
1q'
1o'
1m'
1k'
1I&
1{'
1|'
1}'
1#(
1v#
0G&
0E&
0o%
1"(
1!(
0T"
05%
1~'
0K
0J
0I
08
1h
1i
1j
1k
1o
0R
0?
0Q
0>
0P
0=
1n
1m
0O
0<
0M
0:
0L
09
0N
0;
1l
0H'
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1\
1]
1^
1b
1a
1`
1_
#120000
16
17
0'
0*
0)
0$
1j'
1i'
0#$
0u#
0y#
0s#
0t#
1S!
0"(
0~'
0|'
0z'
1x'
1v'
1t'
1r'
1p'
1n'
1l'
0y'
0w'
0u'
0s'
0q'
0o'
0m'
0D$
02$
0$$
0o&
0Q&
0)&
0L$
1}#
0v#
1y"
1O&
0+%
1y'
1w'
1u'
1s'
1q'
1o'
1m'
0U&
0k%
1e%
1_%
0.%
0h$
1O$
1H$
0F$
17$
06$
1;"
0:"
08"
06"
05"
14"
03"
01"
00"
0."
0-"
1,"
0+"
0X&
0m%
0f%
0`%
01%
0P$
0I$
08$
1o&
1)&
0a
0_
0]
0[
0Z
0Y
0X
0W
0V
0U
0T
0E!
0F!
0D!
0W&
0l%
1f%
1`%
00%
0i$
1P$
1I$
0H$
18$
07$
1X&
0;"
09"
0o$
0O$
11%
04"
02"
0_%
0/"
0e%
1m%
0,"
1Z
1Y
1X
1W
1V
1U
1T
0C!
03!
0<!
0,!
0=!
0-!
0>!
0.!
0?!
0/!
0@!
00!
0A!
01!
0B!
02!
0X&
0m%
01%
0P$
0I$
08$
0`%
0f%
1=!
1-!
1>!
1.!
1@!
10!
1A!
11!
1B!
12!
1C!
13!
1?!
1/!
1<!
1,!
0C!
03!
0<!
0,!
0?!
0/!
0@!
00!
0A!
01!
0B!
02!
0>!
0.!
0=!
0-!
#130000
1$
1s#
1t#
0S!
#140000
b10 %
06
07
0$
0e.
0j'
0i'
0s#
0t#
1S!
0v&
03&
0*&
0q%
0a%
0\%
0Q$
1"(
1~'
1|'
1z'
0x'
0v'
0t'
0r'
0p'
0n'
0l'
1w&
14&
0+&
1r%
0b%
1]%
0,%
1a
1_
1]
1[
1J!
1P!
0O!
1N!
0K!
1L!
0M!
#150000
1$
1s#
1t#
0S!
#160000
0$
0s#
0t#
1S!
#170000
1$
1s#
1t#
0S!
#180000
0$
0s#
0t#
1S!
#190000
1$
1s#
1t#
0S!
#200000
b11111000001 (
b1111000001 (
b111000001 (
b11000001 (
b1000001 (
b1 (
b0 (
b10101101010101 &
b101101010101 &
b1101010101 &
b101010101 &
b1010101 &
b10101 &
b101 &
b1 &
b0 &
b0 %
b1 "
b0 "
0$
0w.
0v.
0d.
0u.
0s.
0q.
0o.
0m.
0l.
0j.
0h.
0f.
0c.
0].
0\.
0[.
0Z.
0Y.
0X.
0s#
0t#
1S!
1q$
1a$
0>$
17"
0w&
1v&
04&
13&
1*&
0r%
1q%
1a%
0]%
1\%
1Q$
0%(
0}&
0z&
0]&
06&
0w%
0t%
0<%
07%
0S$
0*"
0("
0&"
0$"
0""
0~!
1)(
1!'
1-&
1x%
1=%
1)"
1#"
1!"
0*(
0"'
0_&
09&
0.&
0y%
0>%
0W$
0+(
0'$
0&$
1M&
1s$
0?$
1w&
14&
1+&
1r%
1b%
1]%
1,%
0&(
0!'
0{&
0^&
08&
0x%
0u%
0=%
09%
0V$
0)(
0)"
0-&
0%"
0#"
0!"
1*(
1"'
1.&
1y%
1>%
19&
1W$
1_&
0<$
0#'
0+'
0:&
0\$
0]'
0S%
0Y$
0J!
0P!
0N!
0L!
0;!
0+!
04!
0$!
05!
0%!
0:!
0*!
09!
0)!
08!
0(!
06!
0&!
07!
0'!
0G!
0I!
0H!
0d'
1N&
0t$
0]!
0w+
0*(
0"'
0_&
09&
0y%
0>%
0W$
0.&
1<$
1#'
1\$
1]'
1S%
1:&
1Y$
1+'
0L&
1y$
0K'
1E'
0B'
1.'
0Q'
0P'
0:'
1B"
1\!
0U'
1;&
0B$
0@&
0?&
0_$
1H"
1Z!
0^'
1|$
0x$
0='
1W%
0T%
1="
0<"
1$%
0#%
0!%
0u"
1[!
1J!
1P!
1O!
1N!
1K!
1L!
1M!
1;!
1+!
14!
1$!
19!
1)!
18!
1(!
16!
1&!
1:!
1*!
17!
1'!
15!
1%!
1u$
0>&
1U'
1J"
0<$
0#'
0+'
0:&
0]'
0S%
0Y$
0\$
1L&
0y$
1K'
0E'
1B'
0.'
1@&
1?&
1_$
0H"
0Z!
1^'
0|$
1x$
0F"
1='
0W%
1T%
0="
1<"
0V'
0$%
1#%
1!%
1u"
0[!
1Q'
1P'
1:'
0B"
0\!
0M&
1N'
0M'
1F'
0A'
1C"
1@'
0A"
1W'
0=&
0`$
1I"
1w"
0G"
1_'
1}$
0~$
0?'
1>'
0X%
1>"
1%%
0v"
1s"
0D"
0R!
1G
0;!
0+!
04!
0$!
05!
0%!
0:!
0*!
08!
0(!
06!
0&!
07!
0'!
09!
0)!
02'
0v$
0W'
1V'
1K"
0L&
1y$
0K'
1E'
0B'
1.'
0Q'
0P'
0:'
1B"
1\!
0U'
0^'
1|$
0x$
1F"
0='
1W%
0T%
1="
0<"
1$%
0#%
0!%
0u"
1[!
0@&
0_$
1H"
1Z!
1M&
0N'
1M'
0F'
1A&
1`$
0I"
0w"
1G"
0_'
0}$
1~$
1?'
0>'
1X%
1Y%
0>"
0%%
1&%
1v"
0s"
1D"
1R'
1A'
0C"
0@'
1A"
1d'
0N&
1c'
1G'
0q+
1Y'
0v+
0u+
1a'
0t+
0r+
0s+
1p
0H
13'
0^!
0Y'
0M&
0z$
0;&
0M'
1F'
0R'
0A'
1C"
1_'
0F"
0~$
0?'
0Y%
1>"
1%%
0&%
0v"
0A&
0`$
1I"
0d'
1N&
0c'
0G'
1C&
1u+
0a'
1t+
1r+
0T'
1Z%
1'%
1s+
1S'
1q+
1e'
1D'
1B'
1h'
0b'
0?&
0H"
1Z'
1n%
0$%
1!%
1P'
0B"
0="
1<"
0p
1H
1R!
0G
1c
04'
0;'
0h'
0N&
1{$
0Z!
0V'
1c'
1G'
0S'
0q+
1R'
1a'
0t+
0r+
0Z%
1Y%
1&%
0'%
0s+
0C&
0u+
1A&
0e'
1D&
0Z'
1}$
0n%
1$%
1s"
0D"
0P'
1@'
1B"
0A"
1g'
1(%
1>'
0X%
1="
0<"
1f'
1N'
0D'
0B'
0E'
0I"
1['
1F"
0%%
0C"
0>"
0H
0R!
1G
0c
1@
1F
1D
15'
08'
0U%
0|$
0G"
1e'
0f'
0N'
1D'
1B'
1S'
1n%
0$%
0!%
0s"
1D"
1P'
0@'
0B"
1A"
0g'
1Z%
1'%
0(%
0>'
1X%
0="
0D&
1Z'
0}$
1C&
0['
0F"
1%%
0R'
1C"
0Y%
1>"
1E'
0F'
0A&
0_'
0&%
0F
0G
1c
0@
1E
0D
1B
1C
1A
1p
06'
0P'
1V%
0[!
0E'
1f'
0%%
1&%
1R'
0C"
1g'
1(%
1Y%
0>"
1['
1D&
1_'
0S'
0Z%
1F'
0c'
0G'
0C&
0a'
0'%
1@
0A
0p
1D
0B
0C
0E
0R'
0,'
0W%
0D"
0F'
0&%
1'%
1S'
1Z%
0Y%
0_'
1a'
0f'
0g'
1c'
1G'
0e'
1b'
0D&
0n%
0(%
1A
1B
1C
1E
0c
0S'
1-'
0\!
0X%
0c'
0G'
0'%
0b'
1(%
1f'
1g'
0Z%
0a'
1n%
1e'
0A
0B
1c
0@
0E
0D
0C
0f'
1T'
0.'
0A"
0e'
1b'
0(%
0g'
0n%
0c
1C
1A
1B
1D
1@
1d'
0A
0@
0C
0B
0D
1R!
#210000
b0 !
1$
0x.
1s#
1t#
0S!
#220000
0$
0s#
0t#
1S!
#230000
1$
1s#
1t#
0S!
#240000
