WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 250120 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 250120 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 07 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 14694456 cumulative IPC: 0.06805 (Simulation time: 00 hr 01 min 58 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 14694456 cumulative IPC: 0.06805 (Simulation time: 00 hr 01 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06805 instructions: 1000000 cycles: 14694456
CPU 0 Branch Prediction Accuracy: 93.11% MPKI: 14.36 Average ROB Occupancy at Mispredict: 28.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.014
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 14.3
BRANCH_DIRECT_CALL: 0.008
BRANCH_INDIRECT_CALL: 0.012
BRANCH_RETURN: 0.008

LLC TOTAL        ACCESS:     182218 HIT:      79545 MISS:     102673
LLC LOAD         ACCESS:      24800 HIT:        927 MISS:      23873
LLC RFO          ACCESS:      67069 HIT:       2807 MISS:      64262
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      73865 HIT:      73827 MISS:         38
LLC TRANSLATION  ACCESS:      16484 HIT:       1984 MISS:      14500
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1503 cycles
cpu0_DTLB TOTAL        ACCESS:     311759 HIT:     232004 MISS:      79755
cpu0_DTLB LOAD         ACCESS:     311759 HIT:     232004 MISS:      79755
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 610.5 cycles
cpu0_ITLB TOTAL        ACCESS:         87 HIT:         69 MISS:         18
cpu0_ITLB LOAD         ACCESS:         87 HIT:         69 MISS:         18
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 229.2 cycles
cpu0_L1D TOTAL        ACCESS:     425397 HIT:     277845 MISS:     147552
cpu0_L1D LOAD         ACCESS:     252332 HIT:     196713 MISS:      55619
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     127590 HIT:      59753 MISS:      67837
cpu0_L1D TRANSLATION  ACCESS:      45475 HIT:      21379 MISS:      24096
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1067 cycles
cpu0_L1I TOTAL        ACCESS:        105 HIT:         32 MISS:         73
cpu0_L1I LOAD         ACCESS:        105 HIT:         32 MISS:         73
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 201.5 cycles
cpu0_L2C TOTAL        ACCESS:     202320 HIT:      93961 MISS:     108359
cpu0_L2C LOAD         ACCESS:      35866 HIT:      11065 MISS:      24801
cpu0_L2C RFO          ACCESS:      67804 HIT:        735 MISS:      67069
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      74652 HIT:      74648 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:      23998 HIT:       7513 MISS:      16485
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1445 cycles
cpu0_STLB TOTAL        ACCESS:      59506 HIT:      17513 MISS:      41993
cpu0_STLB LOAD         ACCESS:      59506 HIT:      17513 MISS:      41993
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1215 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11729
  ROW_BUFFER_MISS:      90870
 AVG DBUS CONGESTED CYCLE: 3.968
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1042
  FULL:      58472
Heartbeat CPU 0 instructions: 170000003 cycles: 753357464 heartbeat IPC: 0.09381 cumulative IPC: 0.09641 (Simulation time: 02 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 180000000 cycles: 850574698 heartbeat IPC: 0.1029 cumulative IPC: 0.09718 (Simulation time: 02 hr 22 min 30 sec)
Heartbeat CPU 0 instructions: 190000001 cycles: 961240494 heartbeat IPC: 0.09036 cumulative IPC: 0.09637 (Simulation time: 02 hr 38 min 05 sec)
Heartbeat CPU 0 instructions: 200000001 cycles: 1060082980 heartbeat IPC: 0.1012 cumulative IPC: 0.09683 (Simulation time: 02 hr 48 min 50 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 1032759972 cumulative IPC: 0.09683 (Simulation time: 02 hr 48 min 50 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 1032759972 cumulative IPC: 0.09683 (Simulation time: 02 hr 48 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09683 instructions: 100000001 cycles: 1032759972
CPU 0 Branch Prediction Accuracy: 90.96% MPKI: 19.06 Average ROB Occupancy at Mispredict: 28.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 9e-05
BRANCH_RETURN: 0.00033

LLC TOTAL        ACCESS:    9009526 HIT:    3448695 MISS:    5560831
LLC LOAD         ACCESS:    2462226 HIT:     116324 MISS:    2345902
LLC RFO          ACCESS:    2217531 HIT:      79083 MISS:    2138448
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    3127150 HIT:    3124880 MISS:       2270
LLC TRANSLATION  ACCESS:    1202619 HIT:     128408 MISS:    1074211
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1070 cycles
cpu0_DTLB TOTAL        ACCESS:   35092429 HIT:   29461869 MISS:    5630560
cpu0_DTLB LOAD         ACCESS:   35092429 HIT:   29461869 MISS:    5630560
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 290.1 cycles
cpu0_ITLB TOTAL        ACCESS:        210 HIT:        210 MISS:          0
cpu0_ITLB LOAD         ACCESS:        210 HIT:        210 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   45216428 HIT:   34446938 MISS:   10769490
cpu0_L1D LOAD         ACCESS:   32474284 HIT:   25633733 MISS:    6840551
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10346893 HIT:    8022160 MISS:    2324733
cpu0_L1D TRANSLATION  ACCESS:    2395251 HIT:     791045 MISS:    1604206
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 569.3 cycles
cpu0_L1I TOTAL        ACCESS:        214 HIT:        214 MISS:          0
cpu0_L1I LOAD         ACCESS:        214 HIT:        214 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   11237210 HIT:    5354699 MISS:    5882511
cpu0_L2C LOAD         ACCESS:    4077826 HIT:    1615599 MISS:    2462227
cpu0_L2C RFO          ACCESS:    2322884 HIT:     105353 MISS:    2217531
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    3236591 HIT:    3236457 MISS:        134
cpu0_L2C TRANSLATION  ACCESS:    1599909 HIT:     397290 MISS:    1202619
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1032 cycles
cpu0_STLB TOTAL        ACCESS:    4015403 HIT:    1891398 MISS:    2124005
cpu0_STLB LOAD         ACCESS:    4015403 HIT:    1891398 MISS:    2124005
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 805.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     312416
  ROW_BUFFER_MISS:    5245290
 AVG DBUS CONGESTED CYCLE: 3.966
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3654
  FULL:    3022986
