<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='122' type='llvm::LLVMTargetMachine *'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='152' c='_ZNK4llvm16TargetPassConfig5getTMEv'/>
<offset>896</offset>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='561' u='w' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='589' u='r' c='_ZNK4llvm16TargetPassConfig11getOptLevelEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='881' u='r' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='891' u='r' c='_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='956' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='965' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='968' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='968' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='975' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='976' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='978' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='979' u='r' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1041' u='r' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1045' u='r' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1091' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1142' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1167' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1179' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1184' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1191' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1194' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1195' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1202' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1423' u='r' c='_ZN4llvm16TargetPassConfig26addMachineLateOptimizationEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1449' u='r' c='_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1453' u='r' c='_ZNK4llvm16TargetPassConfig38reportDiagnosticWhenGlobalISelFallbackEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='447' u='r' c='_ZNK12_GLOBAL__N_117AArch64PassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='456' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='462' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='474' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='484' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='487' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='492' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='506' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='514' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='519' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='522' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='529' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='536' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='548' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='607' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig10addILPOptsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='614' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='618' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='628' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='631' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='640' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='655' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='665' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='680' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='683' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='686' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='687' u='r' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='760' u='r' c='_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='925' u='r' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='928' u='r' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig17addCodeGenPrepareEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='398' u='r' c='_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='402' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='410' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='414' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='427' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='431' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='442' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='450' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='456' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='457' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='461' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='526' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='527' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='568' u='r' c='_ZN12_GLOBAL__N_113ARMPassConfig15addPreEmitPass2Ev'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='413' u='r' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='255' u='r' c='_ZNK12_GLOBAL__N_114MipsPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='420' u='r' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='431' u='r' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='487' u='r' c='_ZN12_GLOBAL__N_113PPCPassConfig25addMachineSSAOptimizationEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='194' u='r' c='_ZN12_GLOBAL__N_115RISCVPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='382' u='r' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='449' u='r' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig14addPreEmitPassEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='417' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='428' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='443' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig15addInstSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='481' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig10addPreISelEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='544' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig15addPreEmitPass2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='545' u='r' c='_ZN12_GLOBAL__N_113X86PassConfig15addPreEmitPass2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='583' u='r' c='_ZNK12_GLOBAL__N_113X86PassConfig12getCSEConfigEv'/>
