ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
copy Foundation UCF template
Starting: 'notepad addresswatch.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad addresswatch.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

Existing implementation results (if any) will be retained.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:\PT5202\debug\XC9536-db\db2/address-watch.vhd in Library work.
ERROR:HDLParsers:1400 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 28. state is not the name of a procedure.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 28. Read symbol '=', expecting ';'.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 36. Read symbol ';', expecting IF.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 42. Read symbol ';', expecting IF.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 47. Read symbol PROCESS, expecting CASE.
CPU : 4.34 / 5.11 s | Elapsed : 5.00 / 5.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:\PT5202\debug\XC9536-db\db2/address-watch.vhd in Library work.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 36. Read symbol ';', expecting IF.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 42. Read symbol ';', expecting IF.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 47. Read symbol PROCESS, expecting CASE.
CPU : 3.79 / 4.40 s | Elapsed : 4.00 / 4.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.83 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.83 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.83 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:\PT5202\debug\XC9536-db\db2/address-watch.vhd in Library work.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 44. Read symbol state, expecting '|' or '!' or '
=>'.
CPU : 4.50 / 5.33 s | Elapsed : 5.00 / 5.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 44
# I/Os                             : 23

=========================================================================
CPU : 13.73 / 14.34 s | Elapsed : 14.00 / 14.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad addresswatch.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad addresswatch.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad addresswatch.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad addresswatch.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 49
# I/Os                             : 24

=========================================================================
CPU : 13.34 / 13.89 s | Elapsed : 13.00 / 13.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @9904.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp addresswatch ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc addresswatch.ucf -p XC9500XL
addresswatch.ngc addresswatch.ngd 

Reading NGO file "F:/PT5202/debug/XC9536-db/db2/addresswatch.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "addresswatch.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "addresswatch.ngd" ...

Writing NGDBUILD log file "addresswatch.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp addresswatch.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC9536XL-VQ44.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 6 equations into 2 function blocks.

Design addresswatch has been optimized and fit into device XC9536XL-5-VQ44.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp addresswatch.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Starting: 'hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:\PT5202\debug\XC9536-db\db2/address-watch.vhd in Library work.
ERROR:HDLParsers:162 - F:\PT5202\debug\XC9536-db\db2/address-watch.vhd Line 68. Read symbol IF, expecting THEN.
CPU : 3.90 / 4.67 s | Elapsed : 4.00 / 4.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.71 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.71 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.71 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <flag3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 50
# I/Os                             : 24

=========================================================================
CPU : 14.61 / 15.32 s | Elapsed : 15.00 / 15.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @1305.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp addresswatch ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc addresswatch.ucf -p XC9500XL
addresswatch.ngc addresswatch.ngd 

Reading NGO file "F:/PT5202/debug/XC9536-db/db2/addresswatch.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "addresswatch.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "addresswatch.ngd" ...

Writing NGDBUILD log file "addresswatch.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp addresswatch.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC9536XL-VQ44.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 6 equations into 2 function blocks.

Design addresswatch has been optimized and fit into device XC9536XL-5-VQ44.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp addresswatch.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Starting: 'hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.77 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <flag3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 51
# I/Os                             : 24

=========================================================================
CPU : 14.66 / 15.43 s | Elapsed : 14.00 / 14.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @7906.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp addresswatch ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc addresswatch.ucf -p XC9500XL
addresswatch.ngc addresswatch.ngd 

Reading NGO file "F:/PT5202/debug/XC9536-db/db2/addresswatch.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "addresswatch.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "addresswatch.ngd" ...

Writing NGDBUILD log file "addresswatch.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp addresswatch.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC9536XL-VQ44.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 6 equations into 2 function blocks.

Design addresswatch has been optimized and fit into device XC9536XL-5-VQ44.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp addresswatch.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Starting: 'hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad addresswatch.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad addresswatch.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

Existing implementation results (if any) will be retained.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @address-watch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    address-watch.vhd
Scanning    address-watch.vhd
Writing address-watch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__addresswatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn addresswatch.xst -ofn addresswatch.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <flag3>.
WARNING:Xst:647 - Input <add<17>> is never used.
WARNING:Xst:647 - Input <add<16>> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 51
# I/Os                             : 24

=========================================================================
CPU : 14.61 / 15.49 s | Elapsed : 14.00 / 14.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @8207.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp addresswatch ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc addresswatch.ucf -p XC9500XL
addresswatch.ngc addresswatch.ngd 

Reading NGO file "F:/PT5202/debug/XC9536-db/db2/addresswatch.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "addresswatch.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N100' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "addresswatch.ngd" ...

Writing NGDBUILD log file "addresswatch.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp addresswatch.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'add<17>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'add<16>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC9536XL-VQ44.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 6 equations into 2 function blocks.

Design addresswatch has been optimized and fit into device XC9536XL-5-VQ44.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp addresswatch.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Starting: 'hprep6 -i addresswatch -r int -a -l addresswatch.log -n addresswatch '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



