// Seed: 2010136390
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
macromodule module_1 (
    output wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output wor id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7
    , id_13,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input tri1 id_11
);
  wire id_14;
  module_0(
      id_13, id_13
  );
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
