
---------- Begin Simulation Statistics ----------
final_tick                               1379753334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565816                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409368                       # Number of bytes of host memory used
host_op_rate                                  1069392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2651.04                       # Real time elapsed on the host
host_tick_rate                               91544053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.242687                       # Number of seconds simulated
sim_ticks                                242686846000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       707397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1414684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    140031070                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           62                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      9394352                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    150353765                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     55554258                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    140031070                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     84476812                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       163844138                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         5167315                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      7629588                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         627299987                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        329514376                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      9395372                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      50943504                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    256348574                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    446391796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.094650                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.725785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    204505109     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     58974222     13.21%     59.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     34937461      7.83%     66.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48204619     10.80%     77.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     17258524      3.87%     81.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13569532      3.04%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8849911      1.98%     86.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9148914      2.05%     88.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50943504     11.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    446391796                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.970747                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.970747                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     152960881                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1332050191                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        113822281                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         196086520                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9474681                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      12136388                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           132976941                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                486167                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            74676710                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10821                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           163844138                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         109249858                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             350082592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       2304133                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              740496756                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        49002                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        15311                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        18949362                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.337563                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    124858962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     60721573                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.525622                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    484480756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.866479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.484007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        259363682     53.53%     53.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12735422      2.63%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15194673      3.14%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17343321      3.58%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12617008      2.60%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20812496      4.30%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11491549      2.37%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9261357      1.91%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        125661248     25.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    484480756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          65589331                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         41697843                       # number of floating regfile writes
system.switch_cpus.idleCycles                  892936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     12369502                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        122947362                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.240779                       # Inst execution rate
system.switch_cpus.iew.exec_refs            207758529                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           74676687                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        29777810                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     143532232                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       135403                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       347834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     83346599                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1192670150                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     133081842                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     26080825                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1087615278                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         109708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7554020                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9474681                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7679726                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     13825509                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       158929                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        46109                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        52769                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     32644257                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     18563592                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        46109                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11123979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1245523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1210290484                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1077067678                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.625116                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         756572012                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.219048                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1082082901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1569737591                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       852762598                       # number of integer regfile writes
system.switch_cpus.ipc                       1.030134                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.030134                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      6547574      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     857518898     77.00%     77.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       997936      0.09%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7791129      0.70%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8269745      0.74%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1982659      0.18%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409194      0.04%     79.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       477937      0.04%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7039128      0.63%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       894297      0.08%     80.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6423834      0.58%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    124422908     11.17%     91.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     67830979      6.09%     97.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     13691529      1.23%     99.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9398360      0.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1113696107                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        54813624                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    107691425                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     51694744                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     59715030                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            21338423                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019160                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        17966771     84.20%     84.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     84.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     84.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1673      0.01%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     84.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         204294      0.96%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             11      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       205047      0.96%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         2764      0.01%     86.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       499456      2.34%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1044087      4.89%     93.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        492497      2.31%     95.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       811244      3.80%     99.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       110578      0.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1073673332                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2628581772                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1025372934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1390604899                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1192344973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1113696107                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       325177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    257635386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      3061808                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       324510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    371189729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    484480756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.298742                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.523060                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    204708948     42.25%     42.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     40621716      8.38%     50.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     42397795      8.75%     59.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     41066478      8.48%     67.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     40792084      8.42%     76.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     40609654      8.38%     84.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     36731424      7.58%     92.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21947039      4.53%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     15605618      3.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    484480756                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.294513                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           109299957                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 50167                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      4528560                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1707567                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    143532232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     83346599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       460237482                       # number of misc regfile reads
system.switch_cpus.numCycles                485373692                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        37973742                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        4262410                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        121254256                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         818925                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14589                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3333915337                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1289037576                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1472869361                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         199661658                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      109839235                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9474681                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     115931539                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        405739564                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     68142351                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1932589925                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       184876                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        40315                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27932426                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        40362                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1585963380                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2421213241                       # The number of ROB writes
system.switch_cpus.timesIdled                  182334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1722929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3445935                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8970                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       670620                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36650                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662990                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2122094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2122094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2122094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88193920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     88193920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88193920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            707414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  707414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              707414                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4246556000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3729663750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1379753334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1009891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1487929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       572957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          377285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           713076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          713076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        572995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       436897                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1718910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3449993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5168903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     73338560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    125905984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              199244544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          715279                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42922048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2438248                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2428863     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9375      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2438248                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3113233500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1724977499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         859505474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       570320                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       445201                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1015521                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       570320                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       445201                       # number of overall hits
system.l2.overall_hits::total                 1015521                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2638                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       704772                       # number of demand (read+write) misses
system.l2.demand_misses::total                 707410                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2638                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       704772                       # number of overall misses
system.l2.overall_misses::total                707410                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    240257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  56609946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56850203500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    240257000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  56609946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56850203500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       572958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1149973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1722931                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       572958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1149973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1722931                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.612860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.410585                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.612860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.410585                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91075.435936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80323.773504                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80363.867488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91075.435936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80323.773504                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80363.867488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              670620                       # number of writebacks
system.l2.writebacks::total                    670620                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       704772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            707410                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       704772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           707410                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    213877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  49562226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49776103500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    213877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  49562226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49776103500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.612860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.410585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.612860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.410585                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81075.435936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70323.773504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70363.867488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81075.435936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70323.773504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70363.867488                       # average overall mshr miss latency
system.l2.replacements                         715242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       817309                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817309                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       817309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       572957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           572957                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       572957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       572957                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          985                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           985                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.105263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.105263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        79500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        79500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.105263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19875                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        50086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50086                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       662990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  53122838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53122838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       713076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            713076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.929761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80126.153486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80126.153486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       662990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  46492938500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46492938500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.929761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70126.153486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70126.153486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       570320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             570320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    240257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       572958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         572958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91075.435936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91075.435936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    213877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81075.435936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81075.435936                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       395115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            395115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        41782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3487108000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3487108000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       436897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        436897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.095634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83459.575894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83459.575894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        41782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3069288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3069288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.095634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73459.575894                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73459.575894                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     3619763                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    715242                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.060893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.925297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.312842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       112.714173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    31.690379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1804.357309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.881034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55846778                       # Number of tag accesses
system.l2.tags.data_accesses                 55846778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       168832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45105408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45274240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       168832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        168832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42919680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42919680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       704772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              707410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       670620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             670620                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       695678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    185858479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             186554157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       695678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           695678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176852107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176852107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176852107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       695678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    185858479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            363406264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    670620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    704376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002786378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2102190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             631565                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      707410                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     670620                       # Number of write requests accepted
system.mem_ctrls.readBursts                    707410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   670620                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42237                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7526814000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3535070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20783326500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10645.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29395.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   634105                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  610746                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                707410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               670620                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  694659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.131732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   461.397567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.059936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19810     14.92%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13342     10.05%     24.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8765      6.60%     31.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6276      4.73%     36.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5893      4.44%     40.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4619      3.48%     44.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7624      5.74%     49.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5572      4.20%     54.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60853     45.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.980426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.673269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.861855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              23      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            483      1.16%      1.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         39667     95.27%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           659      1.58%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           514      1.23%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           121      0.29%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            52      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            35      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            27      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             9      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.106134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.099491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39560     95.01%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              201      0.48%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1470      3.53%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              358      0.86%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41636                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45248896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42918080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45274240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42919680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       186.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    186.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  242686668000                       # Total gap between requests
system.mem_ctrls.avgGap                     176111.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       168832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45080064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42918080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 695678.413489291444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 185754047.831665337086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176845513.909723788500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       704772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       670620                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    104864500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  20678462000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5766278393500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39751.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29340.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8598428.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            447178200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            237677055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2489896500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1741047480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19157099520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29001629640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68769315840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121843844235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.062004                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 178256716750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8103680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56326449250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            500713920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            266124375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2558183460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1759458420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19157099520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37016094120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62020295040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       123277968855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.971367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160625120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8103680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73958046000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   242686846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1373837216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    108611083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1482448299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1373837216                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    108611083                       # number of overall hits
system.cpu.icache.overall_hits::total      1482448299                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       329629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       638773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         968402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       329629                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       638773                       # number of overall misses
system.cpu.icache.overall_misses::total        968402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   8153076999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8153076999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   8153076999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8153076999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    109249856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1483416701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    109249856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1483416701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.005847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.005847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12763.653127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8419.103842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12763.653127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8419.103842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1545                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       902074                       # number of writebacks
system.cpu.icache.writebacks::total            902074                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        65778                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        65778                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        65778                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        65778                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       572995                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       572995                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       572995                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       572995                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7093460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7093460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7093460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7093460500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.005245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.005245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12379.620241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12379.620241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12379.620241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12379.620241                       # average overall mshr miss latency
system.cpu.icache.replacements                 902074                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1373837216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    108611083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1482448299                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       329629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       638773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        968402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   8153076999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8153076999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    109249856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1483416701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.005847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12763.653127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8419.103842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        65778                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        65778                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       572995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       572995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7093460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7093460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.005245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12379.620241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12379.620241                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.802650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1327847800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            902112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1471.932310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.802769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    50.999882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.099609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5934569428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5934569428                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370773184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    180746759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        551519943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370773407                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    181104116                       # number of overall hits
system.cpu.dcache.overall_hits::total       551877523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       180356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2248604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2428960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       180563                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2291147                       # number of overall misses
system.cpu.dcache.overall_misses::total       2471710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  81094991302                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  81094991302                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  81094991302                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  81094991302                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    182995363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    553948903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    183395263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    554349233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004459                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36064.594434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33386.713368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35394.931579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32809.266177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       288588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.219065                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       972691                       # number of writebacks
system.cpu.dcache.writebacks::total            972691                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1115305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1115305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1115305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1115305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1133299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1133299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1150012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1150012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  62013340303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62013340303                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63077453303                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63077453303                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002046                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002075                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54719.310882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54719.310882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54849.387052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54849.387052                       # average overall mshr miss latency
system.cpu.dcache.replacements                1330023                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226634092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    116686650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343320742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1525691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1556109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  25526085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25526085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    118212341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    344876851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16730.835733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16403.790159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1105300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1105300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       420391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       420391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7292026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7292026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17345.818536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17345.818536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144139092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64060109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208199201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       722913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       872851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  55568905802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55568905802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76868.040555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63663.678912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       712908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       712908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  54721314303                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54721314303                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76757.890644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76757.890644                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          223                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       357357                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        357580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          207                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        42543                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        42750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       399900                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       400330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.481395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.106384                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.106787                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16713                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16713                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1064113000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1064113000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041793                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041748                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 63669.778017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63669.778017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1379753334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.970357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           553117773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1330023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            415.870833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   422.782399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    89.187958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.174195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2218727467                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2218727467                       # Number of data accesses

---------- End Simulation Statistics   ----------
