module fetch (input logic  PCSrc_F, clk, reset,
				  input logic  [63:0] PCBranch_F,
				  output logic [63:0] imen_addr_F);
				  

				  
				  
				  
				  

endmodule
