# EE533_Lab3_Report

## 1. Schematic Capture

### 1.1 busmerge.v

* Verilog

![Screenshot 2025-01-29 141357](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 141357.png)

### 1.2 comp8.sch

* Schematic

![Screenshot 2025-01-29 141604](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 141604.png)

### 1.3 comparator.sch

* Schematic

![Screenshot 2025-01-29 143011](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 143011.png)

### 1.4 reg9B.sch

* Schematic

![Screenshot 2025-01-29 145146](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 145146.png)

### 1.5 wordmatch.sch

* Schematic

![Screenshot 2025-01-29 153813](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 153813.png)

### 1.6 detect7B.sch

* Schematic

![Screenshot 2025-01-29 153701](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 153701.png)

### 1.7 dual9Bmen.v

* Verilog

![Screenshot 2025-01-29 163529](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 163529.png)

### 1.8 dropfifo.sch

* Schematic

![Screenshot 2025-01-29 165532](C:\Users\StepF\Documents\GitHub\ee533\lab 3\Pic\Screenshot 2025-01-29 165532.png)

## 2. Submission and Demonstration

