Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 15 12:30:03 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: processer/design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[41] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 758 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.150        0.000                      0                 2028        0.038        0.000                      0                 2028        3.000        0.000                       0                   762  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0              {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                     7.845        0.000                       0                     1  
processer/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                    7.150        0.000                      0                 2025        0.038        0.000                      0                 2025        8.750        0.000                       0                   757  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       15.374        0.000                      0                    3        0.866        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.423ns (20.755%)  route 5.433ns (79.245%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.932    13.859    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/controller/Clk
    SLICE_X42Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][2]/C
                         clock pessimism             -0.010    21.470    
                         clock uncertainty           -0.084    21.386    
    SLICE_X42Y97         FDRE (Setup_fdre_C_CE)      -0.377    21.009    ConvAccel/controller/dataSet_reg[4][2]
  -------------------------------------------------------------------
                         required time                         21.009    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.423ns (20.755%)  route 5.433ns (79.245%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.932    13.859    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/controller/Clk
    SLICE_X42Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][7]/C
                         clock pessimism             -0.010    21.470    
                         clock uncertainty           -0.084    21.386    
    SLICE_X42Y97         FDRE (Setup_fdre_C_CE)      -0.377    21.009    ConvAccel/controller/dataSet_reg[4][7]
  -------------------------------------------------------------------
                         required time                         21.009    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.423ns (20.882%)  route 5.392ns (79.118%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.890    13.818    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.479    21.479    ConvAccel/controller/Clk
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][0]/C
                         clock pessimism             -0.010    21.469    
                         clock uncertainty           -0.084    21.385    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.413    20.972    ConvAccel/controller/dataSet_reg[4][0]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.423ns (20.882%)  route 5.392ns (79.118%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.890    13.818    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.479    21.479    ConvAccel/controller/Clk
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][3]/C
                         clock pessimism             -0.010    21.469    
                         clock uncertainty           -0.084    21.385    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.413    20.972    ConvAccel/controller/dataSet_reg[4][3]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.423ns (20.882%)  route 5.392ns (79.118%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.890    13.818    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.479    21.479    ConvAccel/controller/Clk
    SLICE_X45Y97         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][4]/C
                         clock pessimism             -0.010    21.469    
                         clock uncertainty           -0.084    21.385    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.413    20.972    ConvAccel/controller/dataSet_reg[4][4]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.423ns (21.303%)  route 5.257ns (78.697%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.756    13.683    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.479    21.479    ConvAccel/controller/Clk
    SLICE_X44Y99         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][5]/C
                         clock pessimism             -0.010    21.469    
                         clock uncertainty           -0.084    21.385    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.413    20.972    ConvAccel/controller/dataSet_reg[4][5]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.423ns (21.264%)  route 5.269ns (78.736%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.768    13.695    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/controller/Clk
    SLICE_X38Y98         FDRE                                         r  ConvAccel/controller/dataSet_reg[4][6]/C
                         clock pessimism             -0.010    21.470    
                         clock uncertainty           -0.084    21.386    
    SLICE_X38Y98         FDRE (Setup_fdre_C_CE)      -0.377    21.009    ConvAccel/controller/dataSet_reg[4][6]
  -------------------------------------------------------------------
                         required time                         21.009    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.423ns (21.257%)  route 5.271ns (78.743%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 21.655 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.770    13.697    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X35Y101        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.655    21.655    ConvAccel/controller/Clk
    SLICE_X35Y101        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][12]/C
                         clock pessimism             -0.010    21.645    
                         clock uncertainty           -0.084    21.561    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.413    21.148    ConvAccel/controller/dataSet_reg[4][12]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.423ns (21.257%)  route 5.271ns (78.743%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 21.655 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.770    13.697    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X35Y101        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.655    21.655    ConvAccel/controller/Clk
    SLICE_X35Y101        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][1]/C
                         clock pessimism             -0.010    21.645    
                         clock uncertainty           -0.084    21.561    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.413    21.148    ConvAccel/controller/dataSet_reg[4][1]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.423ns (21.401%)  route 5.226ns (78.599%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -5.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 21.654 - 20.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         2.496     2.496    ConvAccel/controller/Clk
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     2.620 r  ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           2.583     5.203    ConvAccel_n_25
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     5.304 r  rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.699     7.003    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y93         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDPE (Prop_fdpe_C_Q)         0.456     7.459 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         1.691     9.150    ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.274 f  ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           0.570     9.845    ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.969 f  ConvAccel/controller/dataSet[1][15]_i_7/O
                         net (fo=1, routed)           0.608    10.576    ConvAccel/controller/dataSet[1][15]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.700 f  ConvAccel/controller/dataSet[1][15]_i_3/O
                         net (fo=2, routed)           0.789    11.489    ConvAccel/controller/dataSet[1][15]_i_3_n_0
    SLICE_X39Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.639 f  ConvAccel/controller/dataSet[8][15]_i_5/O
                         net (fo=2, routed)           0.579    12.218    ConvAccel/controller/dataSet[8][15]_i_5_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.326    12.544 f  ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.264    12.808    ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I3_O)        0.119    12.927 r  ConvAccel/controller/dataSet[4][15]_i_1/O
                         net (fo=16, routed)          0.725    13.653    ConvAccel/controller/dataSet[4][15]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.654    21.654    ConvAccel/controller/Clk
    SLICE_X40Y100        FDRE                                         r  ConvAccel/controller/dataSet_reg[4][10]/C
                         clock pessimism             -0.010    21.644    
                         clock uncertainty           -0.084    21.560    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.413    21.147    ConvAccel/controller/dataSet_reg[4][10]
  -------------------------------------------------------------------
                         required time                         21.147    
                         arrival time                         -13.653    
  -------------------------------------------------------------------
                         slack                                  7.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.396%)  route 0.233ns (48.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.557     0.557    ConvAccel/controller/Clk
    SLICE_X46Y99         FDRE                                         r  ConvAccel/controller/filterSet_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  ConvAccel/controller/filterSet_reg[0][9]/Q
                         net (fo=2, routed)           0.233     0.937    ConvAccel/controller/filterSet_reg[0]_0[9]
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.098     1.035 r  ConvAccel/controller/MULTIPLICAND_INPUT[25]_i_1/O
                         net (fo=1, routed)           0.000     1.035    ConvAccel/controller/p_0_out[25]
    SLICE_X40Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.911     0.911    ConvAccel/controller/Clk
    SLICE_X40Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X40Y102        FDCE (Hold_fdce_C_D)         0.091     0.997    ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=117, routed)         0.159     0.958    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD3
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.911    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=117, routed)         0.159     0.958    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD3
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.911    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=117, routed)         0.159     0.958    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD3
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.911    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=117, routed)         0.159     0.958    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD3
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.911    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.639     0.639    ConvAccel/controller/Clk
    SLICE_X41Y100        FDRE                                         r  ConvAccel/controller/dataSet_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  ConvAccel/controller/dataSet_reg[6][10]/Q
                         net (fo=3, routed)           0.143     0.923    ConvAccel/controller/dataSet_reg_n_0_[6][10]
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.968 r  ConvAccel/controller/dataSet[3][10]_i_1/O
                         net (fo=1, routed)           0.000     0.968    ConvAccel/controller/dataSet[3][10]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  ConvAccel/controller/dataSet_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.825     0.825    ConvAccel/controller/Clk
    SLICE_X40Y99         FDRE                                         r  ConvAccel/controller/dataSet_reg[3][10]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     0.911    ConvAccel/controller/dataSet_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.253     1.052    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD0
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.981    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.253     1.052    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD0
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.981    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.253     1.052    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD0
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.981    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.658     0.658    ConvAccel/outputBuffer/Clk
    SLICE_X31Y105        FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.253     1.052    ConvAccel/outputBuffer/mem_reg_192_255_12_14/ADDRD0
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.930     0.930    ConvAccel/outputBuffer/mem_reg_192_255_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/CLK
                         clock pessimism             -0.259     0.671    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.981    ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   processer/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y20   rbin_reg_rep[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y21   rbin_reg_rep[7]_i_2__0/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y38      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y39      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y36      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y103    ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y105    ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y101    ConvAccel/controller/FINALADD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y108    ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y108    ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y104    ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y106    ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   processer/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.580ns (15.358%)  route 3.197ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.844     1.844    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.456     2.300 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           1.511     3.811    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     3.935 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          1.685     5.621    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X33Y98         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/matrixAccel/Clk
    SLICE_X33Y98         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.004    21.484    
                         clock uncertainty           -0.084    21.400    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    20.995    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         20.995    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 15.374    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.580ns (15.358%)  route 3.197ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.844     1.844    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.456     2.300 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           1.511     3.811    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     3.935 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          1.685     5.621    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X33Y98         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/matrixAccel/Clk
    SLICE_X33Y98         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.004    21.484    
                         clock uncertainty           -0.084    21.400    
    SLICE_X33Y98         FDCE (Recov_fdce_C_CLR)     -0.405    20.995    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         20.995    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 15.374    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.580ns (22.848%)  route 1.958ns (77.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.844     1.844    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.456     2.300 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           1.511     3.811    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     3.935 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          0.447     4.382    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X34Y95         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         1.480    21.480    ConvAccel/matrixAccel/Clk
    SLICE_X34Y95         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.004    21.484    
                         clock uncertainty           -0.084    21.400    
    SLICE_X34Y95         FDCE (Recov_fdce_C_CLR)     -0.319    21.081    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         21.081    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 16.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.970%)  route 0.794ns (81.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.638     0.638    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141     0.779 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           0.599     1.378    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.423 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          0.195     1.619    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X34Y95         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.825     0.825    ConvAccel/matrixAccel/Clk
    SLICE_X34Y95         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.289%)  route 1.328ns (87.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.638     0.638    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141     0.779 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           0.599     1.378    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.423 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          0.728     2.152    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X33Y98         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.826     0.826    ConvAccel/matrixAccel/Clk
    SLICE_X33Y98         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X33Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.729    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.186ns (12.289%)  route 1.328ns (87.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.638     0.638    ConvAccel/controller/Clk
    SLICE_X37Y105        FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141     0.779 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=8, routed)           0.599     1.378    processer/CTRL_RST
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.423 f  processer/addPointer[1]_i_2/O
                         net (fo=67, routed)          0.728     2.152    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X33Y98         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=665, routed)         0.826     0.826    ConvAccel/matrixAccel/Clk
    SLICE_X33Y98         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X33Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.729    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  1.423    





