{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649081389568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081389568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 16:09:49 2022 " "Processing started: Mon Apr 04 16:09:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081389568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081389568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SP2_1_prj -c Comp_24bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081389568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649081389861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649081389861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_9bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_9bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_9bit_vhd_tst-Comp_9bit_arch " "Found design unit 1: Comp_9bit_vhd_tst-Comp_9bit_arch" {  } { { "Comp_9bit_tb.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_9bit_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_9bit_vhd_tst " "Found entity 1: Comp_9bit_vhd_tst" {  } { { "Comp_9bit_tb.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_9bit_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_4bit-hierarchical_structure " "Found design unit 1: Comp_4bit-hierarchical_structure" {  } { { "Comp_4bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_4bit " "Found entity 1: Comp_4bit" {  } { { "Comp_4bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_24bit-hierarchical_structure " "Found design unit 1: Comp_24bit-hierarchical_structure" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_24bit " "Found entity 1: Comp_24bit" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_1bit-algorithm " "Found design unit 1: Comp_1bit-algorithm" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_1bit " "Found entity 1: Comp_1bit" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081399807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comp_24bit " "Elaborating entity \"Comp_24bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649081399955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_4bit Comp_4bit:Chip1 " "Elaborating entity \"Comp_4bit\" for hierarchy \"Comp_4bit:Chip1\"" {  } { { "Comp_24bit.vhd" "Chip1" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081399964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_1bit Comp_4bit:Chip1\|Comp_1bit:Chip1 " "Elaborating entity \"Comp_1bit\" for hierarchy \"Comp_4bit:Chip1\|Comp_1bit:Chip1\"" {  } { { "Comp_4bit.vhd" "Chip1" { Text "C:/CSD/P_CH2/SP2_1/Comp_4bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081399968 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Gt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649081399969 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eq Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Eq\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649081399969 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Lt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Lt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649081399969 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lt Comp_1bit.vhd(20) " "Inferred latch for \"Lt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399969 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eq Comp_1bit.vhd(20) " "Inferred latch for \"Eq\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399969 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gt Comp_1bit.vhd(20) " "Inferred latch for \"Gt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081399970 "|Comp_24bit|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[23\] " "Ports ENA and PRE on the latch are fed by the same signal A\[23\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip6\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip6\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[23\] " "Ports ENA and PRE on the latch are fed by the same signal A\[23\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[22\] " "Ports ENA and PRE on the latch are fed by the same signal A\[22\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip6\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip6\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[22\] " "Ports ENA and PRE on the latch are fed by the same signal A\[22\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[21\] " "Ports ENA and PRE on the latch are fed by the same signal A\[21\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip6\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip6\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[21\] " "Ports ENA and PRE on the latch are fed by the same signal A\[21\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[20\] " "Ports ENA and PRE on the latch are fed by the same signal A\[20\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip6\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip6\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip6\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip6\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[20\] " "Ports ENA and PRE on the latch are fed by the same signal A\[20\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[19\] " "Ports ENA and PRE on the latch are fed by the same signal A\[19\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400602 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip5\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip5\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[19\] " "Ports ENA and PRE on the latch are fed by the same signal A\[19\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[18\] " "Ports ENA and PRE on the latch are fed by the same signal A\[18\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip5\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip5\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[18\] " "Ports ENA and PRE on the latch are fed by the same signal A\[18\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[17\] " "Ports ENA and PRE on the latch are fed by the same signal A\[17\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip5\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip5\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[17\] " "Ports ENA and PRE on the latch are fed by the same signal A\[17\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[16\] " "Ports ENA and PRE on the latch are fed by the same signal A\[16\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip5\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip5\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip5\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip5\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[16\] " "Ports ENA and PRE on the latch are fed by the same signal A\[16\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[15\] " "Ports ENA and PRE on the latch are fed by the same signal A\[15\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip4\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip4\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[15\] " "Ports ENA and PRE on the latch are fed by the same signal A\[15\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[14\] " "Ports ENA and PRE on the latch are fed by the same signal A\[14\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip4\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip4\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[14\] " "Ports ENA and PRE on the latch are fed by the same signal A\[14\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[13\] " "Ports ENA and PRE on the latch are fed by the same signal A\[13\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400603 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip4\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip4\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[13\] " "Ports ENA and PRE on the latch are fed by the same signal A\[13\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[12\] " "Ports ENA and PRE on the latch are fed by the same signal A\[12\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip4\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip4\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip4\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip4\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[12\] " "Ports ENA and PRE on the latch are fed by the same signal A\[12\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[11\] " "Ports ENA and PRE on the latch are fed by the same signal A\[11\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip3\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip3\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[11\] " "Ports ENA and PRE on the latch are fed by the same signal A\[11\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[10\] " "Ports ENA and PRE on the latch are fed by the same signal A\[10\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip3\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip3\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[10\] " "Ports ENA and PRE on the latch are fed by the same signal A\[10\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[9\] " "Ports ENA and PRE on the latch are fed by the same signal A\[9\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip3\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip3\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[9\] " "Ports ENA and PRE on the latch are fed by the same signal A\[9\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip3\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip3\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip3\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip3\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400604 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip2\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip2\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip2\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip2\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip2\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip2\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip2\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip2\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip2\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip2\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip4\|Gt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip4\|Lt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip1\|Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip1\|Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400605 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip3\|Gt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip3\|Lt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip1\|Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip1\|Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip2\|Gt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip2\|Lt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip1\|Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip1\|Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip1\|Gt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_4bit:Chip1\|Comp_1bit:Chip1\|Lt " "Latch Comp_4bit:Chip1\|Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_4bit:Chip1\|Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_4bit:Chip1\|Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_24bit.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649081400606 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649081400606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649081400699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649081401299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081401299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649081401500 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649081401500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649081401500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649081401500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081401526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 16:10:01 2022 " "Processing ended: Mon Apr 04 16:10:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081401526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081401526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081401526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081401526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649081403289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081403290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 16:10:02 2022 " "Processing started: Mon Apr 04 16:10:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081403290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649081403290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649081403290 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649081403375 ""}
{ "Info" "0" "" "Project  = SP2_1_prj" {  } {  } 0 0 "Project  = SP2_1_prj" 0 0 "Fitter" 0 0 1649081403375 ""}
{ "Info" "0" "" "Revision = Comp_24bit" {  } {  } 0 0 "Revision = Comp_24bit" 0 0 "Fitter" 0 0 1649081403375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649081403434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649081403435 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Comp_24bit EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Comp_24bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649081403443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649081403497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649081403497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649081403843 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649081403852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649081403985 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649081403985 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649081404009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649081404009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649081404009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649081404009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649081404009 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649081404009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649081404013 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649081404668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Comp_24bit.sdc " "Synopsys Design Constraints File file not found: 'Comp_24bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649081404837 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649081404838 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1649081404839 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|datab " "Node \"Chip6\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|combout " "Node \"Chip6\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|datac " "Node \"Chip6\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|combout " "Node \"Chip6\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404839 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|combout " "Node \"Chip6\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|datac " "Node \"Chip6\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|combout " "Node \"Chip6\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|datab " "Node \"Chip6\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404839 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404839 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|combout " "Node \"Chip6\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|datac " "Node \"Chip6\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|combout " "Node \"Chip6\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|datab " "Node \"Chip6\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|combout " "Node \"Chip6\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|datac " "Node \"Chip6\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|combout " "Node \"Chip6\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|datab " "Node \"Chip6\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|combout " "Node \"Chip5\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|datac " "Node \"Chip5\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|combout " "Node \"Chip5\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|datab " "Node \"Chip5\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|combout " "Node \"Chip5\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|datac " "Node \"Chip5\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|combout " "Node \"Chip5\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|datab " "Node \"Chip5\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|combout " "Node \"Chip5\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|datac " "Node \"Chip5\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|combout " "Node \"Chip5\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|datab " "Node \"Chip5\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|combout " "Node \"Chip5\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|datac " "Node \"Chip5\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|combout " "Node \"Chip5\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|datab " "Node \"Chip5\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|combout " "Node \"Chip4\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|datac " "Node \"Chip4\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|combout " "Node \"Chip4\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|datab " "Node \"Chip4\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|combout " "Node \"Chip4\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|datac " "Node \"Chip4\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|combout " "Node \"Chip4\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|datab " "Node \"Chip4\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|combout " "Node \"Chip4\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|datac " "Node \"Chip4\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|combout " "Node \"Chip4\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|datab " "Node \"Chip4\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404840 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404840 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|combout " "Node \"Chip4\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|datac " "Node \"Chip4\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|combout " "Node \"Chip4\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|datab " "Node \"Chip4\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|combout " "Node \"Chip3\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|datac " "Node \"Chip3\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|combout " "Node \"Chip3\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|datab " "Node \"Chip3\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|combout " "Node \"Chip3\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|datac " "Node \"Chip3\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|combout " "Node \"Chip3\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|datab " "Node \"Chip3\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|combout " "Node \"Chip3\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|datac " "Node \"Chip3\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|combout " "Node \"Chip3\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|datab " "Node \"Chip3\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|combout " "Node \"Chip3\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|datac " "Node \"Chip3\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|combout " "Node \"Chip3\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|datab " "Node \"Chip3\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|combout " "Node \"Chip2\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|datac " "Node \"Chip2\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|combout " "Node \"Chip2\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|datab " "Node \"Chip2\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|combout " "Node \"Chip2\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|datac " "Node \"Chip2\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|combout " "Node \"Chip2\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|datab " "Node \"Chip2\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|combout " "Node \"Chip2\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|datac " "Node \"Chip2\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|combout " "Node \"Chip2\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|datab " "Node \"Chip2\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404841 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|combout " "Node \"Chip2\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|datac " "Node \"Chip2\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|combout " "Node \"Chip2\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|datab " "Node \"Chip2\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|combout " "Node \"Chip1\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|datac " "Node \"Chip1\|Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|combout " "Node \"Chip1\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|datab " "Node \"Chip1\|Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|combout " "Node \"Chip1\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|datac " "Node \"Chip1\|Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|combout " "Node \"Chip1\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|datab " "Node \"Chip1\|Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|combout " "Node \"Chip1\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|datac " "Node \"Chip1\|Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|combout " "Node \"Chip1\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|datab " "Node \"Chip1\|Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|combout " "Node \"Chip1\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|datac " "Node \"Chip1\|Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|combout " "Node \"Chip1\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|datab " "Node \"Chip1\|Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|datab " "Node \"Chip6\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|combout " "Node \"Chip6\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|datac " "Node \"Chip6\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|combout " "Node \"Chip6\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|combout " "Node \"Chip6\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|datac " "Node \"Chip6\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|combout " "Node \"Chip6\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|datab " "Node \"Chip6\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|combout " "Node \"Chip6\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|datac " "Node \"Chip6\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|combout " "Node \"Chip6\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|datab " "Node \"Chip6\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404842 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404842 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|combout " "Node \"Chip6\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|datac " "Node \"Chip6\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|combout " "Node \"Chip6\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|datab " "Node \"Chip6\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|combout " "Node \"Chip5\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|datac " "Node \"Chip5\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|combout " "Node \"Chip5\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|datab " "Node \"Chip5\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|combout " "Node \"Chip5\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|datac " "Node \"Chip5\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|combout " "Node \"Chip5\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|datab " "Node \"Chip5\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|combout " "Node \"Chip5\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|datac " "Node \"Chip5\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|combout " "Node \"Chip5\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|datab " "Node \"Chip5\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|combout " "Node \"Chip5\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|datac " "Node \"Chip5\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|combout " "Node \"Chip5\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|datab " "Node \"Chip5\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|combout " "Node \"Chip4\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|datac " "Node \"Chip4\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|combout " "Node \"Chip4\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|datab " "Node \"Chip4\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|combout " "Node \"Chip4\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|datac " "Node \"Chip4\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|combout " "Node \"Chip4\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|datab " "Node \"Chip4\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|combout " "Node \"Chip4\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|datac " "Node \"Chip4\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|combout " "Node \"Chip4\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|datab " "Node \"Chip4\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|combout " "Node \"Chip4\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|datac " "Node \"Chip4\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|combout " "Node \"Chip4\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|datab " "Node \"Chip4\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404843 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404843 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|combout " "Node \"Chip3\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|datac " "Node \"Chip3\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|combout " "Node \"Chip3\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|datab " "Node \"Chip3\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|combout " "Node \"Chip3\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|datac " "Node \"Chip3\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|combout " "Node \"Chip3\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|datab " "Node \"Chip3\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|combout " "Node \"Chip3\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|datac " "Node \"Chip3\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|combout " "Node \"Chip3\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|datab " "Node \"Chip3\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|combout " "Node \"Chip3\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|datac " "Node \"Chip3\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|combout " "Node \"Chip3\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|datab " "Node \"Chip3\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|combout " "Node \"Chip2\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|datac " "Node \"Chip2\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|combout " "Node \"Chip2\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|datab " "Node \"Chip2\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|combout " "Node \"Chip2\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|datac " "Node \"Chip2\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|combout " "Node \"Chip2\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|datab " "Node \"Chip2\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|combout " "Node \"Chip2\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|datac " "Node \"Chip2\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|combout " "Node \"Chip2\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|datab " "Node \"Chip2\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|combout " "Node \"Chip2\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|datac " "Node \"Chip2\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|combout " "Node \"Chip2\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|datab " "Node \"Chip2\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|combout " "Node \"Chip1\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|datac " "Node \"Chip1\|Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|combout " "Node \"Chip1\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|datab " "Node \"Chip1\|Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|combout " "Node \"Chip1\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|datac " "Node \"Chip1\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|combout " "Node \"Chip1\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|datab " "Node \"Chip1\|Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404844 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|combout " "Node \"Chip1\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|datac " "Node \"Chip1\|Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|combout " "Node \"Chip1\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|datab " "Node \"Chip1\|Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404845 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|combout " "Node \"Chip1\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|datac " "Node \"Chip1\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|combout " "Node \"Chip1\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|datab " "Node \"Chip1\|Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081404845 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649081404845 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1649081404845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649081404847 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1649081404847 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649081404847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip1\|Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_4bit:Chip1\|Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404860 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404860 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip1\|Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_4bit:Chip1\|Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip1\|Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_4bit:Chip1\|Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip1\|Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_4bit:Chip1\|Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip2\|Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_4bit:Chip2\|Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip2\|Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_4bit:Chip2\|Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip2\|Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_4bit:Chip2\|Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip2\|Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_4bit:Chip2\|Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip3\|Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_4bit:Chip3\|Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip3\|Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_4bit:Chip3\|Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404861 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip3\|Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_4bit:Chip3\|Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip3\|Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_4bit:Chip3\|Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~2" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip4\|Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_4bit:Chip4\|Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip4\|Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_4bit:Chip4\|Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip4\|Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_4bit:Chip4\|Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip4\|Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_4bit:Chip4\|Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~3" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip5\|Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_4bit:Chip5\|Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404862 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip5\|Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_4bit:Chip5\|Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404863 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip5\|Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_4bit:Chip5\|Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404863 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_4bit:Chip5\|Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_4bit:Chip5\|Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649081404863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5 " "Destination node Comp_4bit:Chip6\|Comp_1bit:Chip4\|Eq~5" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649081404863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649081404863 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649081404863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649081405180 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649081405180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649081405181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649081405182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649081405182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649081405183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649081405183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649081405183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649081405183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649081405183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649081405183 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 51 3 0 " "Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 51 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649081405186 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649081405186 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649081405186 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649081405187 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649081405187 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649081405187 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649081405284 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649081405305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649081407278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649081407390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649081407428 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649081408444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649081408444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649081408637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y0 X68_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "C:/CSD/P_CH2/SP2_1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11"} { { 12 { 0 ""} 58 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649081411469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649081411469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649081411705 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649081411705 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649081411705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649081411706 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649081411844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649081411856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649081412052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649081412052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649081412234 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649081412507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CSD/P_CH2/SP2_1/output_files/Comp_24bit.fit.smsg " "Generated suppressed messages file C:/CSD/P_CH2/SP2_1/output_files/Comp_24bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649081412875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 246 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6688 " "Peak virtual memory: 6688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081413258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 16:10:13 2022 " "Processing ended: Mon Apr 04 16:10:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081413258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081413258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081413258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649081413258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649081414729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081414729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 16:10:14 2022 " "Processing started: Mon Apr 04 16:10:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081414729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649081414729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649081414729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649081414986 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649081417609 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649081417704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081418083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 16:10:18 2022 " "Processing ended: Mon Apr 04 16:10:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081418083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081418083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081418083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649081418083 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649081418800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649081419301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081419301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 16:10:19 2022 " "Processing started: Mon Apr 04 16:10:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081419301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649081419301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SP2_1_prj -c Comp_24bit " "Command: quartus_sta SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649081419302 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649081419388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649081419502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649081419503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649081419547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649081419547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Comp_24bit.sdc " "Synopsys Design Constraints File file not found: 'Comp_24bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649081419916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649081419916 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649081419916 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|datad " "Node \"Chip6\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419917 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt\|combout " "Node \"Chip6\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419917 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|datad " "Node \"Chip6\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419917 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Lt~0\|combout " "Node \"Chip6\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419917 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419917 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|combout " "Node \"Chip6\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|datad " "Node \"Chip6\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt~0\|combout " "Node \"Chip6\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Lt\|datac " "Node \"Chip6\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419918 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|combout " "Node \"Chip6\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|datad " "Node \"Chip6\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt~0\|combout " "Node \"Chip6\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Lt\|datad " "Node \"Chip6\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419918 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|combout " "Node \"Chip6\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|datad " "Node \"Chip6\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt~0\|combout " "Node \"Chip6\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Lt\|datad " "Node \"Chip6\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419918 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|combout " "Node \"Chip5\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|datad " "Node \"Chip5\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt~0\|combout " "Node \"Chip5\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Lt\|datad " "Node \"Chip5\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419918 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|combout " "Node \"Chip5\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|datad " "Node \"Chip5\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt~0\|combout " "Node \"Chip5\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Lt\|datac " "Node \"Chip5\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419918 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419918 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|combout " "Node \"Chip5\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|datad " "Node \"Chip5\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt~0\|combout " "Node \"Chip5\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Lt\|datac " "Node \"Chip5\|Chip2\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|combout " "Node \"Chip5\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|datad " "Node \"Chip5\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt~0\|combout " "Node \"Chip5\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Lt\|datad " "Node \"Chip5\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|combout " "Node \"Chip4\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|datad " "Node \"Chip4\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt~0\|combout " "Node \"Chip4\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Lt\|datad " "Node \"Chip4\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|combout " "Node \"Chip4\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|datad " "Node \"Chip4\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt~0\|combout " "Node \"Chip4\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Lt\|datad " "Node \"Chip4\|Chip3\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|combout " "Node \"Chip4\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|datad " "Node \"Chip4\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt~0\|combout " "Node \"Chip4\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Lt\|datad " "Node \"Chip4\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|combout " "Node \"Chip4\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|datad " "Node \"Chip4\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt~0\|combout " "Node \"Chip4\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Lt\|datad " "Node \"Chip4\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419919 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419919 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|combout " "Node \"Chip3\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|datad " "Node \"Chip3\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt~0\|combout " "Node \"Chip3\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Lt\|datad " "Node \"Chip3\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|combout " "Node \"Chip3\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|datad " "Node \"Chip3\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt~0\|combout " "Node \"Chip3\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Lt\|datad " "Node \"Chip3\|Chip3\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|combout " "Node \"Chip3\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|datad " "Node \"Chip3\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt~0\|combout " "Node \"Chip3\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Lt\|datac " "Node \"Chip3\|Chip2\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|combout " "Node \"Chip3\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|datad " "Node \"Chip3\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt~0\|combout " "Node \"Chip3\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Lt\|datad " "Node \"Chip3\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|combout " "Node \"Chip2\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|datad " "Node \"Chip2\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt~0\|combout " "Node \"Chip2\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Lt\|datad " "Node \"Chip2\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|combout " "Node \"Chip2\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|datad " "Node \"Chip2\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt~0\|combout " "Node \"Chip2\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Lt\|dataa " "Node \"Chip2\|Chip3\|Lt\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419920 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419920 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|combout " "Node \"Chip2\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|datad " "Node \"Chip2\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt~0\|combout " "Node \"Chip2\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Lt\|datad " "Node \"Chip2\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|combout " "Node \"Chip2\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|datad " "Node \"Chip2\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt~0\|combout " "Node \"Chip2\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Lt\|datac " "Node \"Chip2\|Chip1\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|combout " "Node \"Chip1\|Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|datad " "Node \"Chip1\|Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt~0\|combout " "Node \"Chip1\|Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Lt\|datad " "Node \"Chip1\|Chip4\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|combout " "Node \"Chip1\|Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|datad " "Node \"Chip1\|Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt~0\|combout " "Node \"Chip1\|Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Lt\|datac " "Node \"Chip1\|Chip3\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|combout " "Node \"Chip1\|Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|datad " "Node \"Chip1\|Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt~0\|combout " "Node \"Chip1\|Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Lt\|datad " "Node \"Chip1\|Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|combout " "Node \"Chip1\|Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|datad " "Node \"Chip1\|Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt~0\|combout " "Node \"Chip1\|Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Lt\|datad " "Node \"Chip1\|Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419921 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|datad " "Node \"Chip6\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt\|combout " "Node \"Chip6\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|datad " "Node \"Chip6\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip4\|Gt~0\|combout " "Node \"Chip6\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|combout " "Node \"Chip6\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|datac " "Node \"Chip6\|Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt~0\|combout " "Node \"Chip6\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip3\|Gt\|datac " "Node \"Chip6\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|combout " "Node \"Chip6\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|datad " "Node \"Chip6\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt~0\|combout " "Node \"Chip6\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip2\|Gt\|datac " "Node \"Chip6\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|combout " "Node \"Chip6\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|datad " "Node \"Chip6\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt~0\|combout " "Node \"Chip6\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Chip1\|Gt\|datac " "Node \"Chip6\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|combout " "Node \"Chip5\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|datad " "Node \"Chip5\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt~0\|combout " "Node \"Chip5\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip4\|Gt\|datad " "Node \"Chip5\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|combout " "Node \"Chip5\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|datad " "Node \"Chip5\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt~0\|combout " "Node \"Chip5\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip3\|Gt\|datac " "Node \"Chip5\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419922 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419922 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|combout " "Node \"Chip5\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|datad " "Node \"Chip5\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt~0\|combout " "Node \"Chip5\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip2\|Gt\|datac " "Node \"Chip5\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|combout " "Node \"Chip5\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|datad " "Node \"Chip5\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt~0\|combout " "Node \"Chip5\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Chip1\|Gt\|datac " "Node \"Chip5\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|combout " "Node \"Chip4\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|datad " "Node \"Chip4\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt~0\|combout " "Node \"Chip4\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip4\|Gt\|datad " "Node \"Chip4\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|combout " "Node \"Chip4\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|datad " "Node \"Chip4\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt~0\|combout " "Node \"Chip4\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip3\|Gt\|datad " "Node \"Chip4\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|combout " "Node \"Chip4\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|datad " "Node \"Chip4\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt~0\|combout " "Node \"Chip4\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip2\|Gt\|datac " "Node \"Chip4\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|combout " "Node \"Chip4\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|datad " "Node \"Chip4\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt~0\|combout " "Node \"Chip4\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Chip1\|Gt\|datad " "Node \"Chip4\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419923 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419923 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|combout " "Node \"Chip3\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|datad " "Node \"Chip3\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt~0\|combout " "Node \"Chip3\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip4\|Gt\|datac " "Node \"Chip3\|Chip4\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|combout " "Node \"Chip3\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|datad " "Node \"Chip3\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt~0\|combout " "Node \"Chip3\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip3\|Gt\|datad " "Node \"Chip3\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|combout " "Node \"Chip3\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|datad " "Node \"Chip3\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt~0\|combout " "Node \"Chip3\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip2\|Gt\|datac " "Node \"Chip3\|Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|combout " "Node \"Chip3\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|datad " "Node \"Chip3\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt~0\|combout " "Node \"Chip3\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Chip1\|Gt\|datad " "Node \"Chip3\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|combout " "Node \"Chip2\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|datad " "Node \"Chip2\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt~0\|combout " "Node \"Chip2\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip4\|Gt\|datac " "Node \"Chip2\|Chip4\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|combout " "Node \"Chip2\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|datad " "Node \"Chip2\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt~0\|combout " "Node \"Chip2\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip3\|Gt\|datad " "Node \"Chip2\|Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|combout " "Node \"Chip2\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|datad " "Node \"Chip2\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt~0\|combout " "Node \"Chip2\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip2\|Gt\|datad " "Node \"Chip2\|Chip2\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419924 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419924 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|combout " "Node \"Chip2\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|datad " "Node \"Chip2\|Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt~0\|combout " "Node \"Chip2\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Chip1\|Gt\|datac " "Node \"Chip2\|Chip1\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419925 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|combout " "Node \"Chip1\|Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|datad " "Node \"Chip1\|Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt~0\|combout " "Node \"Chip1\|Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip4\|Gt\|datad " "Node \"Chip1\|Chip4\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419925 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|combout " "Node \"Chip1\|Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|datad " "Node \"Chip1\|Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt~0\|combout " "Node \"Chip1\|Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip3\|Gt\|datac " "Node \"Chip1\|Chip3\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419925 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|combout " "Node \"Chip1\|Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|datad " "Node \"Chip1\|Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt~0\|combout " "Node \"Chip1\|Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip2\|Gt\|datad " "Node \"Chip1\|Chip2\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419925 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|combout " "Node \"Chip1\|Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|datac " "Node \"Chip1\|Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt~0\|combout " "Node \"Chip1\|Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Chip1\|Gt\|datad " "Node \"Chip1\|Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649081419925 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/SP2_1/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1649081419925 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649081419926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649081419926 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649081419927 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649081419927 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1649081419935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649081419938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081419962 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649081419967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649081419987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649081420217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649081420258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649081420258 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649081420259 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649081420259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420283 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649081420289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649081420382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1649081420382 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1649081420383 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1649081420383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649081420403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649081420761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649081420762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 245 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081420813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 16:10:20 2022 " "Processing ended: Mon Apr 04 16:10:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081420813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081420813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081420813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649081420813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649081422022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081422023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 16:10:21 2022 " "Processing started: Mon Apr 04 16:10:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081422023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649081422023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SP2_1_prj -c Comp_24bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649081422023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649081422419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_7_1200mv_85c_slow.vho C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_7_1200mv_85c_slow.vho in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_7_1200mv_0c_slow.vho C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_7_1200mv_0c_slow.vho in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_min_1200mv_0c_fast.vho C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_min_1200mv_0c_fast.vho in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit.vho C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit.vho in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_7_1200mv_85c_vhd_slow.sdo C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_7_1200mv_85c_vhd_slow.sdo in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_7_1200mv_0c_vhd_slow.sdo C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_7_1200mv_0c_vhd_slow.sdo in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_min_1200mv_0c_vhd_fast.sdo C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_min_1200mv_0c_vhd_fast.sdo in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_24bit_vhd.sdo C:/CSD/P_CH2/SP2_1/simulation/modelsim/ simulation " "Generated file Comp_24bit_vhd.sdo in folder \"C:/CSD/P_CH2/SP2_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649081422920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081422967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 16:10:22 2022 " "Processing ended: Mon Apr 04 16:10:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081422967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081422967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081422967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649081422967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 617 s " "Quartus Prime Full Compilation was successful. 0 errors, 617 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649081423644 ""}
