gate
ssl
excitable
migses
gses
mies
wies
mges
faults
xnor
nand
circuit
gates
xor
sigses
wie
stuck
attachment
errors
eges
eies
irredundant
netlist
ices
injected
coverage
migse
atpg
module
inputs
detected
gse
redundant
verification
circuits
mie
detects
gi
fault
null
mg
undetectable
eie
gces
mge
odd
tests
det
net
missing
detectable
eg
replacement
fanout
controllable
combinational
observable
detect
redundancy
wrong
inverter
ege
sensitizable
asaad
hayes
buf
partially
substitution
ice
uncontrollable
testing
vectors
esim
sigse
detection
mi
forced
dundant
campenhout
wi
nonempty
undetected
abadir
irre
simulation
signal
responses
targeting
hussain
count
tao
detecting
lv
inverters
extra
modifier
cover
primary
foregoing
ttl
injecting
mistakenly
mudge
buffer
logic
automation
comparator
electronic
simulator
universal
testable
observability
error
wei
weak
propagated
xiao
juin
kypros
levelization
jhayes
gce
orshansky
atalanta
halasaad
yeu
excit
irredun
benchmark
quantifying
jian
erroneous
response
condense
sensitiz
blome
constantinides
undetect
chakrabarty
microarchitecturevalidation
unateness
fully
microprocessors
tectable
plaza
simulatable
katarzyna
zilic
zeljko
radecka
sas
architecting
diagno
dant
verify
pattern
generation
category
percentage
bertacco
krishnendu
patterns
unate
sensitize
xiu
specs
detectability
functional
valeria
umich
kwang
affecting
sequential
unde
erage
strong
ssl faults
test set
complete test
design errors
gate g
partially excitable
v null
design error
net attachment
test sets
v odd
attachment module
fully excitable
input gate
design verification
excitable gate
null v
n input
even v
wrong input
ssl fault
injected ssl
v even
det d
test vectors
c sets
even even
count errors
strong partially
replacement module
circuit c
gate substitution
nand gate
weak partially
primary output
xor xnor
g g
g 3
atpg tools
test generation
ssl irredundant
input count
gi irredundant
nonempty c
error simulation
gate replacement
size det
m g
gate errors
tests needed
xnor gate
missing gate
missing input
gate count
extra gate
extra input
input nand
p hayes
single input
multiple input
ssl redundancy
input fully
errors ices
net errors
p stuck
gate design
five migses
redundant gses
wi u
modified netlist
faults detects
line ssl
gate types
inputs connected
mg g
al asaad
pattern 00
stuck line
equivalent circuit
input errors
error types
set generated
verification via
errors detected
benchmark circuits
near minimal
complete test set
mies and wies
net attachment module
set for ssl
v null v
stuck at 0
n input gate
strong partially excitable
partially excitable gate
inputs of g
complete test sets
weak partially excitable
observable at g
migses and mges
stuck at 1
even v null
injected ssl fault
v all v
one from v
set for mies
set size det
size det d
sets for ssl
number of tests
output of g
test set size
gate design error
xor or xnor
fully excitable gate
odd and v
design error detection
even even v
gate count errors
injected ssl faults
sets v null
null v odd
nonempty c sets
detect all gses
excitable or strong
design errors using
also a complete
g is excitable
input gate g
input count errors
n input fully
ssl faults detects
even or even
input fully excitable
count errors ices
three test vectors
mg g g
gate replacement module
coverage of design
shown in table
stuck line ssl
design verification via
single stuck line
test set generated
using the generated
needed to test
xor and xnor
simulation and automatic
input nand gate
gate s output
number of inputs
john p hayes
automatic test pattern
cannot be detected
electronic testing theory
test pattern generation
testing for eies
count errors gces
errors into ssl
missing gate design
modifier netlist test
multiple input gate
