Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 14 10:50:23 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     762         
TIMING-20  Warning           Non-clocked latch                                764         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7924)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7759)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7924)
---------------------------
 There are 2775 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 3537 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B/MF_reg_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7759)
---------------------------------------------------
 There are 7759 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7799          inf        0.000                      0                 7799           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7799 Endpoints
Min Delay          7799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.813ns  (logic 26.593ns (21.137%)  route 99.219ns (78.863%))
  Logic Levels:           138  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          5.130   125.487    MMCAM/entry_fd_loop[15].ef/EN
    SLICE_X28Y1          LUT3 (Prop_lut3_I1_O)        0.326   125.813 r  MMCAM/entry_fd_loop[15].ef/ENTRY[17]_C_i_1/O
                         net (fo=1, routed)           0.000   125.813    MMCAM/entry_fd_loop[15].ef/ENTRY[17]_C_i_1_n_0
    SLICE_X28Y1          FDCE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.719ns  (logic 26.593ns (21.153%)  route 99.125ns (78.847%))
  Logic Levels:           138  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          5.036   125.393    MMCAM/entry_fd_loop[15].ef/EN
    SLICE_X26Y1          LUT3 (Prop_lut3_I1_O)        0.326   125.719 r  MMCAM/entry_fd_loop[15].ef/ENTRY[15]_C_i_1/O
                         net (fo=1, routed)           0.000   125.719    MMCAM/entry_fd_loop[15].ef/ENTRY[15]_C_i_1_n_0
    SLICE_X26Y1          FDCE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.548ns  (logic 26.593ns (21.182%)  route 98.955ns (78.818%))
  Logic Levels:           138  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          4.865   125.222    MMCAM/entry_fd_loop[15].ef/EN
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.326   125.548 r  MMCAM/entry_fd_loop[15].ef/ENTRY[7]_C_i_1/O
                         net (fo=1, routed)           0.000   125.548    MMCAM/entry_fd_loop[15].ef/ENTRY[7]_C_i_1_n_0
    SLICE_X27Y2          FDCE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.534ns  (logic 26.117ns (20.805%)  route 99.417ns (79.195%))
  Logic Levels:           136  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=16 LUT4=9 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.841   120.027    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.124   120.151 r  MMCAM/oam/EN[12]_INST_0/O
                         net (fo=77, routed)          5.383   125.534    MMCAM/entry_fd_loop[12].ef/EN
    SLICE_X12Y14         FDPE                                         r  MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.450ns  (logic 26.267ns (20.938%)  route 99.183ns (79.062%))
  Logic Levels:           137  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          5.093   125.451    MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/CE
    SLICE_X28Y0          FDCE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.430ns  (logic 26.241ns (20.921%)  route 99.189ns (79.079%))
  Logic Levels:           137  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.841   120.027    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.124   120.151 r  MMCAM/oam/EN[12]_INST_0/O
                         net (fo=77, routed)          5.155   125.306    MMCAM/entry_fd_loop[12].ef/EN
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.124   125.430 r  MMCAM/entry_fd_loop[12].ef/ENTRY[13]_C_i_1/O
                         net (fo=1, routed)           0.000   125.430    MMCAM/entry_fd_loop[12].ef/ENTRY[13]_C_i_1_n_0
    SLICE_X10Y13         FDCE                                         r  MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.342ns  (logic 26.241ns (20.936%)  route 99.100ns (79.064%))
  Logic Levels:           137  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.841   120.027    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.124   120.151 r  MMCAM/oam/EN[12]_INST_0/O
                         net (fo=77, routed)          5.066   125.218    MMCAM/entry_fd_loop[12].ef/EN
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124   125.342 r  MMCAM/entry_fd_loop[12].ef/ENTRY[16]_C_i_1/O
                         net (fo=1, routed)           0.000   125.342    MMCAM/entry_fd_loop[12].ef/ENTRY[16]_C_i_1_n_0
    SLICE_X9Y13          FDCE                                         r  MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.288ns  (logic 26.267ns (20.966%)  route 99.021ns (79.035%))
  Logic Levels:           137  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          4.931   125.289    MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/CE
    SLICE_X27Y0          FDPE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.288ns  (logic 26.267ns (20.966%)  route 99.021ns (79.035%))
  Logic Levels:           137  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.457   120.207    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I4_O)        0.150   120.357 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          4.931   125.289    MMCAM/entry_fd_loop[15].ef/EN
    SLICE_X27Y0          FDPE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.271ns  (logic 26.365ns (21.047%)  route 98.906ns (78.953%))
  Logic Levels:           138  (CARRY4=2 IBUF=1 LUT1=85 LUT2=15 LUT3=17 LUT4=9 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1627, routed)        3.097     4.093    c/MR
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.150     4.243 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           1.007     5.250    c/not1_out
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.326     5.576 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.730    c/nand2_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.854 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.646     6.501    c/delay2/din
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.625 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.875     7.500    c/delay2/t00
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.624 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     7.910    c/delay2/t01
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.034 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161     8.195    c/delay2/t02
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.319 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466     8.785    c/delay2/t03
    SLICE_X42Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.500     9.409    c/delay2/t04
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.533 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    10.207    c/delay2/t05
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.152    10.359 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.851    11.211    c/delay2/t06
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.354    11.565 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.288    11.852    c/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.328    12.180 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.673    12.853    c/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.327    13.180 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.658    13.838    B/cb/CB_Ack_in_b
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.124    13.962 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.838    14.800    B/cb/cf/Ack_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.924 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.279    15.204    B/cb/cf/nand3_out
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.328 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    15.489    B/cb/cf/nand2_out
    SLICE_X40Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.613 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819    16.432    B/cb/cf/delay2/din
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.556 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.870    17.426    B/cb/cf/delay2/t00
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.550 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.279    17.829    B/cb/cf/delay2/t01
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.953 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.158    18.111    B/cb/cf/delay2/t02
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.235 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    18.669    B/cb/cf/delay2/t03
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.124    18.793 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    19.665    B/cb/cf/LB_out
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124    19.789 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           1.180    20.969    COPY/cx2/Ack_in
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.093 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.893    21.987    COPY/cx2/cf1/Ack_in
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.124    22.111 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.817    22.928    COPY/cx2/cf1/nand3_out
    SLICE_X33Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.052 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    23.316    COPY/cx2/cf1/nand2_out
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.440 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.782    24.222    COPY/cx2/cf1/delay2/din
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.346 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.161    24.507    COPY/cx2/cf1/delay2/t00
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.466    25.097    COPY/cx2/cf1/delay2/t01
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.221 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.669    25.891    COPY/cx2/cf1/delay2/t02
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.150    26.041 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.845    26.886    COPY/cx2/cf1/delay2/t03
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.356    27.242 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.684    27.926    COPY/cx2/cf1/LB_out
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.348    28.274 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.843    29.117    MA/c/Ack_in
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.124    29.241 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.532    29.773    MA/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    29.897 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    30.567    MA/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    30.691 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.499    31.190    MA/c/delay2/din
    SLICE_X24Y58         LUT1 (Prop_lut1_I0_O)        0.116    31.306 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.968    32.274    MA/c/delay2/t00
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    32.602 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.853    33.454    MA/c/delay2/t01
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.578 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    34.012    MA/c/delay2/t02
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.124    34.136 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    34.810    MA/c/delay2/t03
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.152    34.962 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.851    35.813    MA/c/delay2/t04
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.354    36.167 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.288    36.455    MA/c/delay2/t05
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.328    36.783 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.674    37.457    MA/c/delay2/t06
    SLICE_X22Y56         LUT1 (Prop_lut1_I0_O)        0.352    37.809 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.661    38.470    MA/c/delay2/t07
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.356    38.826 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.469    39.295    MA/c/LB_out
    SLICE_X24Y56         LUT1 (Prop_lut1_I0_O)        0.328    39.623 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.573    40.196    FP/ce/CE_Ack_in
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124    40.320 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           1.012    41.333    FP/ce/cf/Ack_in
    SLICE_X22Y61         LUT4 (Prop_lut4_I3_O)        0.124    41.457 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.289    41.746    FP/ce/cf/nand3_out
    SLICE_X22Y61         LUT3 (Prop_lut3_I2_O)        0.124    41.870 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    42.526    FP/ce/cf/nand2_out
    SLICE_X23Y61         LUT2 (Prop_lut2_I1_O)        0.124    42.650 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.032    43.683    FP/ce/cf/delay2/din
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.124    43.807 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    44.487    FP/ce/cf/delay2/t00
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.150    44.637 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    45.482    FP/ce/cf/delay2/t01
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.356    45.838 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    46.124    FP/ce/cf/delay2/t02
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.341    46.465 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    47.157    FP/ce/cf/delay2/t03
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.363    47.520 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.455    47.976    FP/ce/cf/LB_out
    SLICE_X20Y61         LUT1 (Prop_lut1_I0_O)        0.355    48.331 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.954    49.285    PS/c/Ack_in
    SLICE_X19Y53         LUT4 (Prop_lut4_I3_O)        0.124    49.409 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    49.684    PS/c/nand3_out
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.124    49.808 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.154    49.962    PS/c/nand2_out
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.124    50.086 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.817    50.903    PS/c/delay2/din
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.027 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    51.461    PS/c/delay2/t00
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.124    51.585 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    52.250    PS/c/delay2/t01
    SLICE_X19Y54         LUT1 (Prop_lut1_I0_O)        0.152    52.402 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.803    53.205    PS/c/delay2/t02
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.326    53.531 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    53.964    PS/c/delay2/t03
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.124    54.088 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.665    54.753    PS/c/delay2/t04
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.152    54.905 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.848    55.752    PS/c/delay2/t05
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.354    56.106 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.267    56.373    PS/c/delay2/t06
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.328    56.701 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.674    57.375    PS/c/delay2/t07
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.352    57.727 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.434    58.161    PS/c/LB_out
    SLICE_X19Y56         LUT1 (Prop_lut1_I0_O)        0.332    58.493 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.433    58.926    MMRAM/ce/CE_Ack_in
    SLICE_X19Y56         LUT2 (Prop_lut2_I1_O)        0.124    59.050 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.425    59.475    MMRAM/ce/cf/Ack_in
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.124    59.599 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           1.086    60.685    MMRAM/ce/cf/nand3_out
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.124    60.809 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665    61.474    MMRAM/ce/cf/nand2_out
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.124    61.598 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.810    62.408    MMRAM/ce/cf/delay2/din
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    62.532 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    62.965    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.124    63.089 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.665    63.754    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.152    63.906 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.848    64.754    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.354    65.108 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.267    65.374    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y57         LUT1 (Prop_lut1_I0_O)        0.328    65.702 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.812    66.514    MMRAM/ce/cf/LB_out
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.327    66.841 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.154    66.995    MMCAM/c/Ack_in
    SLICE_X15Y58         LUT4 (Prop_lut4_I3_O)        0.124    67.119 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.517    67.636    MMCAM/c/nand3_out
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.124    67.760 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.497    68.257    MMCAM/c/nand2_out
    SLICE_X15Y58         LUT2 (Prop_lut2_I1_O)        0.124    68.381 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.191    69.572    MMCAM/c/delay2/din
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    69.696 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    69.960    MMCAM/c/delay2/t00
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.084 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    70.233    MMCAM/c/delay2/t01
    SLICE_X25Y59         LUT1 (Prop_lut1_I0_O)        0.124    70.357 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.729    71.086    MMCAM/c/delay2/t02
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.210 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.286    71.497    MMCAM/c/delay2/t03
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.621 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.161    71.782    MMCAM/c/delay2/t04
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    71.906 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    72.371    MMCAM/c/delay2/t05
    SLICE_X24Y59         LUT1 (Prop_lut1_I0_O)        0.124    72.495 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.100    73.595    MMCAM/c/delay2/t06
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.149    73.744 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.755    74.499    MMCAM/c/delay2/t07
    SLICE_X39Y48         LUT1 (Prop_lut1_I0_O)        0.332    74.831 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.612    75.442    MMCAM/c/LB_out
    SLICE_X39Y42         LUT1 (Prop_lut1_I0_O)        0.119    75.561 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.988    76.549    M/cm/cj_b/Ack_in
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.332    76.881 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    77.572    M/cm/cj_b/delay3/din
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124    77.696 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.667    78.363    M/cm/cj_b/delay3/t00
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    78.515 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.267    78.782    M/cm/cj_b/delay3/t01
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    79.110 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.639    79.748    M/cm/cj_b/delay3/t02
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.327    80.075 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.264    80.340    M/cm/cj_b/delay3/t03
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.464 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.640    81.104    M/cm/cj_b/delay3/t04
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.228 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.433    81.661    M/cm/cj_b/delay3/t05
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124    81.785 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.665    82.450    M/cm/cj_b/delay3/t06
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.152    82.602 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.848    83.449    M/cm/cj_b/delay3/t07
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.354    83.803 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           0.596    84.399    M/cm/cj_b/LC_out
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    84.731 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.933    85.664    M/cm/cj_b/nand3_out
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124    85.788 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.158    85.946    M/cm/cj_b/nand2_out
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    86.070 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    86.886    M/cm/cj_b/delay2/din
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.010 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    87.296    M/cm/cj_b/delay2/t00
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    87.420 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.916    88.336    M/cm/cj_b/delay2/t01
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    88.460 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    88.926    M/cm/cj_b/delay2/t02
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    89.050 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    89.730    M/cm/cj_b/delay2/t03
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.150    89.880 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.845    90.726    M/cm/cj_b/delay2/t04
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.356    91.082 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    91.367    M/cm/cj_b/delay2/t05
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.341    91.708 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.692    92.401    M/cm/cj_b/delay2/t06
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.363    92.764 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.571    93.334    M/cm/cj_b/delay2/t07
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.355    93.689 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.444    94.133    M/cm/cj_b/LB_out
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.124    94.257 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           1.007    95.265    M/cm/arb/ARB_Ack_out_b
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.389 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.473    95.862    M/cm/arb/nand4_out
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.124    95.986 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.826    96.812    M/cm/arb/nand3_out
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    96.936 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.789    97.725    M/cm/arb/nand6_out
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.124    97.849 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           1.047    98.896    M/cm/cj_a/G
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    99.020 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.657    99.677    M/cm/cj_a/nand3_out
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124    99.801 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.159    99.960    M/cm/cj_a/nand4_out
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124   100.084 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.678   100.762    M/cm/cj_a/nand5_out
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.886 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.061   101.947    M/cm/cp_a
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124   102.071 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.591   103.661    M/AEB
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124   103.785 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.643   112.428    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124   112.552 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   112.552    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.102 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   113.102    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   113.259 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.812   115.071    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y32         LUT4 (Prop_lut4_I0_O)        0.329   115.400 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           0.460   115.860    MMCAM/oam/FIRE[14]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.124   115.984 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.676   116.660    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.124   116.784 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.423   117.206    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.124   117.330 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.663   117.993    MMCAM/oam/FIRE_OR
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124   118.117 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.945   119.062    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.186 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.440   119.626    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124   119.750 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.880   120.630    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.754 r  MMCAM/oam/EN[17]_INST_0/O
                         net (fo=77, routed)          4.394   125.148    MMCAM/entry_fd_loop[17].ef/EN
    SLICE_X18Y61         LUT3 (Prop_lut3_I1_O)        0.124   125.272 r  MMCAM/entry_fd_loop[17].ef/ENTRY[15]_C_i_1/O
                         net (fo=1, routed)           0.000   125.272    MMCAM/entry_fd_loop[17].ef/ENTRY[15]_C_i_1_n_0
    SLICE_X18Y61         FDCE                                         r  MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS/DL_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[54]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE                         0.000     0.000 r  PS/DL_reg[44]/C
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[44]/Q
                         net (fo=1, routed)           0.099     0.240    FP/PACKET_IN[54]
    SLICE_X31Y44         FDCE                                         r  FP/DL_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.557%)  route 0.116ns (47.443%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  B/DL_reg[9]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B/DL_reg[9]/Q
                         net (fo=2, routed)           0.116     0.244    B_PACKET_OUT[9]
    SLICE_X43Y48         FDCE                                         r  DL_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.675%)  route 0.120ns (48.325%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  B/DL_reg[5]/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B/DL_reg[5]/Q
                         net (fo=2, routed)           0.120     0.248    B_PACKET_OUT[5]
    SLICE_X43Y49         FDCE                                         r  DL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE                         0.000     0.000 r  COPY/DL_reg[35]/C
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[35]/Q
                         net (fo=1, routed)           0.110     0.251    B/PACKET_IN[33]
    SLICE_X41Y43         FDCE                                         r  B/DL_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE                         0.000     0.000 r  MMCAM/DL_reg[32]/C
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[32]/Q
                         net (fo=1, routed)           0.112     0.253    MMRAM/PACKET_IN[32]
    SLICE_X27Y46         FDCE                                         r  MMRAM/DL_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE                         0.000     0.000 r  MMCAM/DL_reg[34]/C
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[34]/Q
                         net (fo=1, routed)           0.112     0.253    MMRAM/PACKET_IN[34]
    SLICE_X27Y46         FDCE                                         r  MMRAM/DL_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE                         0.000     0.000 r  MMCAM/DL_reg[35]/C
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[35]/Q
                         net (fo=1, routed)           0.112     0.253    MMRAM/PACKET_IN[35]
    SLICE_X27Y46         FDCE                                         r  MMRAM/DL_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE                         0.000     0.000 r  COPY/DL_reg[4]/C
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[4]/Q
                         net (fo=1, routed)           0.113     0.254    B/PACKET_IN[4]
    SLICE_X41Y48         FDCE                                         r  B/DL_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/PSData_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE                         0.000     0.000 r  PS/PSData_reg[6]/C
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/PSData_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    FP/PACKET_IN[40]
    SLICE_X32Y43         FDCE                                         r  FP/DL_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[48]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDCE                         0.000     0.000 r  PS/DL_reg[48]/C
    SLICE_X27Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[48]/Q
                         net (fo=1, routed)           0.113     0.254    FP/PACKET_IN[58]
    SLICE_X26Y46         FDCE                                         r  FP/DL_reg[58]/D
  -------------------------------------------------------------------    -------------------





