<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
<script src="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.2.1/css/all.min.css"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css"> 
<link rel="stylesheet" href="./css/style.css">
<link rel="stylesheet" href="./css/admin.css">
    <title>M.A Raheem | BootCamp</title>

   <style>
    .fa{
        font-size: 0.8em;
    }
   </style>
</head>
<body>
    <nav class="navbar">
        <div class="navbar-container container">
            <input type="checkbox" name="" id="">
            <div class="hamburger-lines">
                <span class="line line1"></span>
                <span class="line line2"></span>
                <span class="line line3"></span>
            </div>
            <ul class="menu-items">
                <li><a href="index.html">Home</a></li>
                <li><a href="projects.html">Projects</a></li>
                <li><a href="Profile.html">Profile</a></li>
                <li><a href="Patents.html">Patents</a></li>
                <li><a href="Professional.html">Professional Activities</a></li>
                <li><a href="Publications.html">Publications</a></li>
                <li> 
                  <div class="dropdown">
                  <button class="dropbtn">BootCamp</button>
                  <div class="dropdown-content">
                    <a href="Qualifications.html#frontend">Front End Design</a>
                    <a href="Qualifications.html#physical">Physical Design</a>
                    <a href="Qualifications.html#analog">Analog Design</a>
                    <a href="Qualifications.html#rtl">RTL-GDS design</a>
                    <a href="Qualifications.html#dft">DFT Design</a>
                    <a href="Qualifications.html#linux">Linux</a>
                  </div>
                  </div>
                </li>
                <!-- <li><a href="Contact.html">Contact</a></li> -->
            </ul>
            <img src="./img/clg-logo.png"  height="50px" width="50px" alt="">
            <h1 class="logo">Dr. M.A.RAHEEM <br> <p style="font-size:10px;">B.Tech, &nbsp; M.Tech &nbsp; P.hD</p>
            </h1>
        </div>
        </nav>

    

    <section id="frontend" class="second">
      <div class="para">
        
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default">Frontend Design</h1>		
        </div>
          
       

           <ul>
            <br><br>
            <li><h3 class="adminhead">
                Overview on Designing with
          Verilog</h3></li>
                <p class="adminpara">
                  Introduction to Digital VLSI design flow- Brain storming on combinational and
          sequential circuit design, Importance of RTL modeling-Overview of the different
          features of Verilog- Different modeling styles- Data flow modeling - Structural
          modeling - HDL coding guidelines for proper synthesizable code- Lab: Focusing on
          Hierarchical designing.
          <br><br>
          Introduction to Behavioral Modeling-Blocking and Non-blocking assignment
          statements - Coding techniques for synchronous and asynchronous concepts. FSM
          coding guidelines- Lab: Designing FSM based designs with focus on addressing
          latency in registering outputs. Simulation and synthesis mismatches guidelines.
                  </p>


          <li><h3 class="adminhead">
            FPGA based Design using Vivado</h3></li>
                  <p class="adminpara">
                    Introduction, ASIC Flow, FPGA Flow, Vivado Flow, Overview of FPGA Families, FPGAs
            available in the market, FPGA Architecture of latest devices - 7 series FPGA - Kintex,
            Artix, Virtex, Zynq <br><br>
            Synthesis flow in Vivado, Implementation flow in Vivado. Overview of Logical
            resources on FPGA, Reset Methodology, HDL coding techniques, Lab: Vivado tool
            flow.
            <br><br>
            Timing Analysis – Baselining -STA - Setup and Hold analysis registered paths, Static
            Timing Analysis with lab demonstrating the timing closure of a design using Vivado
            IDE
            IP core, IP customization, Hardware Debug - ILA, VIO, Lab: On usability of debug
            core. <br><br>
            </p>
          <li><h3 class="adminhead">
          
            SoC based Design using Vitis
            Unified Software
            Development</h3></li>
          <p class="adminpara">
            Introduction to SoC Technology, Introduction to Zynq SoC Architecture, Block level
          based design using IP Integrator tool, Embedded System Design Flow using Xilinx
          Vitis IDE <br><br>
          Lab: Creating a Simple Embedded Hardware Design – Develop a basic embedded
          system for the target board on Vivado and write a basic C application using Vitis IDE
          to run on its exported hardware.
          Explore various features of Zynq SoC for Hardware-Software co-design, Introduction
            to AXI Interconnect Standard and its various types, Direct Memory Access
            Controller, Timers and Interrupts.
            <br><br>
            Lab: Using DMA on the Zynq SoC – Add and connect block RAM to the AXI port of
            the processing system, Use PS DMA and GIC controllers, Use the profiling tools to
            analyze system performance
          </p>


    </ul>
          

    <p style="line-height: 200%;">
          
      <p style="text-decoration: underline;"><b> Who can attend:</b> </p>
       <p> - Faculty and research scholars intending to up-skill to FPGA and SoC Design using Xilinx tools
      <br>  &nbsp; Pre-requisites: <br>
        - Working knowledge of Digital Design and HDL (Verilog/VHDL) <br>
        </p>
        <p style="text-decoration: underline;">
       <strong>Software tools: </strong><br></p>
    <p >
        - Xilinx Vivado Design Suite, Xilinx Vitis <br>
       <span style="text-decoration: underline;"><strong>Hardware:</strong></span> <br>
        - Zynq-7000 based evaluation boards</p>
      <p>
       <span style="text-decoration: underline;"> <strong>Highlights:</strong></span>  <br>
- Insightful theory sessions and Lab demonstrations <br>
- Cloud-based Tool and Board access <br>
- Participation certificate <br>
      </p>
    </p>
          </div>

          </div>
          </div>
          </div>
              </section>

              <section id="physical" class="second">
                <div class="para">
                  <div class="elementor-widget-container">
                    <h1 class="elementor-heading-title elementor-size-default">Physical Design</h1>		
                  </div>
                      
              <h3 class="adminhead">
                ABOUT COURSE</h3>
                <p class="adminpara">           
Physical Design Training Course mainly
focused on giving complete hands on
experience to physical design and physical
verification flow with Industry standard tools
in latest tech nodes with 80% lab practice. 
<br><br> By end of the course your will understand the
complete physical design flow from
specifications, floor planning challenges,
power optimization, placement constraints,
timing analysis, clock tree synthesis, routing
and physical verification of a functional unit
blocks.
                  </p>

                  <div class="feimg">
                    <img class="fe1" src="./img/physical.png" alt="">
                    <img class="fe2" src="./img/physical2.png" alt="">
                  </div>



                  <!-- <pre>
                    <h3 class="adminhead">
                      Course Curriculum</h3>  
S.No  Module# Description                                                            Page#  
1   Basics of Unix/Linux                                                               1 
2     1.1 Introduction and Working knowledge of UNIX/LINUX commands 
3     1.2 File handling skills in UNIX/LINUX 
4     1.3 Introduction to TCL Commands 
5   2 Basics of CMOS                                                                   43 
6   3 Digital Electronics                                                              57 
7     3.1 Binary system and Boolean algebra 
8     3.2 Combinational Circuits 
9     3.3 Sequential circuits – Counter, State machines, Shift registers 
10  4 Introduction to ASIC Design                                                      74 
11    4.1 ASIC Flow 
12    4.2 All Stages Discussion 
13  5 Introduction to Verilog                                                          81 
14    5.1 Basic concepts 
15    5.2 Gate-Level Modeling 
16    5.3 Dataflow Modeling 
17    5.4 Behavioural Modelling 
18    5.5 Tasks and Functions 
19  6 Introduction to DFT                                                              99 
20    6.1 DFT Basics 
21    6.2 Fault Modelling 
22    6.3 Logic and Fault simulation 
23    6.4 SCAN Design 
24    6.5 Introduction to BIST 
25  7 Synthesis                                                                        108 
26    7.1 Inputs and Outputs understanding 
27    7.2 Constraints development and understanding 
28    7.3 Optimization techniques (uniqify, preserve, flatten) Course Curriculum 
        – Contd.  
29    7.4 Wireload model, PLE, Physical, Spatial 
30  8 Static Timing Analysis Part – 1                                                  133 
31    8.1 Basic understanding of transition/slew, capacitance, leakage power,
     internal power, On-Chip-Variation (derate, AOCV, LVF) 
32    8.2 Library file difference NLDM, CCS, ECSM, LVF 
33    8.3 Timing concepts understanding such as setup, hold, recovery,
         removal, pulse_width, clock gating check 
34  9 Static Timing Analysis Part – 2 
35    9.1 PLL jitter understanding and uncertainty calculations  
36    9.2 IO budgetting 
37    9.3 Different Timing Modes understanding  
38    9.4 Introduction to ECO 
39  10 Physical Design 
40    10.1 Input files, Sanity Checks and IO placement                                  197 
41    10.2 Floorplanning and Power planning concepts 220 
42    10.3 Placement strategies like region, fence, blockages, pading, bump,            248  
        dont touch, filler gap, DRV optimization, Buffer tree synthesis 
43    10.4 Clock tree synthesis and clock latency calculations 263 
44    10.5 Routing design and optimization, antenna Effect and Latch up issue           298 
45    10.6 ECO Timing closure and implementation cycle  
46  11 Physical Design Verification                                                     308
47    11.1 Design Rule Checks understanding and importance 
48    11.2 Layout Versus Schematic and difference with respect to LEC 
49    11.3 Electrical Rule Checks 
50    11.4 IR Drop analysis - Static and Dynamic 
51  12 Industry standard Project Execution 
52    12.1 Industry Standard Physical Design Live Project 
53  13 Mock Interviews & Personality Improvement
                  </pre> -->
              </section>


              <section id="analog" class="second">
                <div class="para">
                  <div class="elementor-widget-container">
                    <h1 class="elementor-heading-title elementor-size-default"> Analog Design</h1>		
                  </div>
            
     <h3 class="adminhead">
      Professor in MJCET for VLSI subject</h3>
      <p class="adminpara">
        A 6-Days Analog IC Design Camp IEEE, ECE Dept, MJCET 1st May to 6th May 2017
        A 6-Days FDP workshop on Analog IC Design Camp IEEE, ECE Dept, MJCET&Entuple  2nd to 7th Dec 2019
        Analog VLSI Design Camp from 29th December 2014 to 3rd January 2015.
        </p>
     
    </section>


    <section id="rtl" class="second">
     
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default"> RTL-GDS design</h1>		
        </div>
            
     <h3 class="adminhead">
      Professor in MJCET for VLSI subject</h3>
      <p class="adminpara">
        Appointed as profess
        </p>
    </section>



    <section id="dft" class="second">
      
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default"> DFT Design</h1>		
        </div>
            
     <h3 class="adminhead">
      Professor in MJCET for VLSI subject</h3>
      <p class="adminpara">
        Appointed as profess
        </p>
    </section>



    <section id="linux" class="second">
     
      <div class="para">
        <div class="elementor-widget-container">
          <h1 class="elementor-heading-title elementor-size-default">Linux</h1>		
        </div>
            
     <h3 class="adminhead">
      Professor in MJCET for VLSI subject</h3>
      <p class="adminpara">
        Appointed as profess
        </p>
    </section>
    
    <style>
      
    </style>
<section id="contact">
  
    <h1 class="section-header">Contact</h1>
    
    <div class="contact-wrapper">
     
    <!-- Left contact page --> 
      
      <form id="contact-form" class="form-horizontal" role="form">
         
        <div class="form-group">
          <div class="col-sm-12">
            <input type="text" class="form-control" id="name" placeholder="NAME" name="name" value="" required>
          </div>
        </div>
  <br>
        <div class="form-group">
          <div class="col-sm-12">
            <input type="email" class="form-control" id="email" placeholder="EMAIL" name="email" value="" required>
          </div>
        </div>
  <br>
        <textarea class="form-control" rows="10" placeholder="MESSAGE" name="message" required></textarea>
        
        <button class="btn btn-primary send-button" id="submit" type="submit" value="SEND">
          <div class="alt-send-button">
           <span class="send-text">SEND</span>
           
          </div>
        
        </button>
        
      </form>
      
    <!-- Left contact page  -->
      
    <div class="direct-contact-container">
  
          <ul class="contact-list">
            <li class="list-item"><i class="fa fa-map-marker fa-2x"><span class="contact-text place">Hydearabad, Telangana</span></i></li>
            
            <li class="list-item"><i class="fa fa-phone fa-2x"><span class="contact-text phone"><a href="tel:+919393327279" title="Give me a call">+919393327279</a></span></i></li>
            
            <li class="list-item" style="font-size:small ;"><i class="fa fa-envelope fa-2x"><span class="contact-text gmail"><a href="mailto:#" title="Send me an email">abdulraheem@mjcollege.ac.in</a></span></i></li>
            
          </ul>
  
          <hr>
          <ul class="social-media-list">
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-github" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-codepen" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-twitter" aria-hidden="true"></i></a>
            </li>
            <li><a href="#" target="_blank" class="contact-icon">
              <i class="fa fa-instagram" aria-hidden="true"></i></a>
            </li>       
          </ul>
          <hr>
  
          <div class="copyright">&copy; ALL OF THE RIGHTS RESERVED</div>
  
        </div>
      
    </div>

  </section>   
    
    
<script>
    document.querySelector('#contact-form').addEventListener('submit', (e) => {
    e.preventDefault();
    e.target.elements.name.value = '';
    e.target.elements.email.value = '';
    e.target.elements.message.value = '';
  });

</script>

</body>
</html>